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ABSTRACT
High-performance DC-DC voltage converters and high-efficient class-D audio am-
plifiers are required to extend battery life and reduce cost in portable electronics.
This dissertation focuses on new system architectures and design techniques to reduce
area and minimize quiescent power while achieving high performance. Experimental
results from prototype circuits to verify theory are shown.
Firstly, basics on low drop-out (LDO) voltage regulators are provided. Demand
for system-on-chip solutions has increased the interest in LDO voltage regulators that
do not require a bulky off-chip capacitor to achieve stability, also called capacitor-
less LDO (CL-LDO) regulators. Several architectures have been proposed; however,
comparing these reported architectures proves difficult, as each has a distinct pro-
cess technology and specifications. This dissertation compares CL-LDOs in a unified
manner. Five CL-LDO regulator topologies were designed, fabricated, and tested
under common design conditions.
Secondly, fundamentals on DC-DC buck converters are presented and area re-
duction techniques for the external output filter, power stage, and compensator are
proposed. A fully integrated buck converter using standard CMOS technology is
presented. The external output filter has been fully-integrated by increasing the
switching frequency up to 45 MHz. Moreover, a monolithic single-input dual-output
buck converter is proposed. This architecture implements only three switches instead
of the four switches used in conventional solutions, thus potentially reducing area in
the power stage through proper design of the power switches. Lastly, a monolithic
PWM voltage mode buck converter with compact Type-III compensation is pro-
posed. This compensation scheme employs a combination of Gm-RC and Active-RC
ii
techniques to reduce the area of the compensator, while maintaining low quiescent
power consumption and fast transient response. The proposed compensator reduces
area by more than 45% when compared to an equivalent conventional Type-III com-
pensator.
Finally, basics on class-D audio amplifiers are presented and a clock-free current-
controlled class-D audio amplifier using integral sliding mode control is proposed.
The proposed amplifier achieves up to 82 dB of power supply rejection ratio and a
total harmonic distortion plus noise as low as 0.02%. The IC prototype’s controller
consumes 30% less power than those featured in recently published works.
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1. INTRODUCTION
1.1 Motivation and Goals
There is an imperative demand for high performance electronic circuits with high
efficiency and low quiescent power consumption to extend battery life and reduce cost
in portable devices. In addition, miniaturization of electronic circuits is also a critical
aspect due to the limited space in portable applications. In this work, we focus on
DC-DC converters and audio amplifiers since they are fundamental building blocks
in almost every portable device. The main goal of this dissertation is to reduce area
and quiescent power consumption while maintaining low cost and high performance.
1.2 Organization
This dissertation is divided as follows: the first part discusses the fundamentals,
design, implementation, and testing methods of DC-DC converters. The second part
of this dissertation presents the principles of class-D audio amplifiers, as well as the
design, implementation, and testing of a class-D audio amplifier.
1.2.1 DC-DC Converters
An introduction to DC-DC converters and the different types of low-power DC-
DC converter topologies is presented in Section 2. Section 3 describes low drop-
out (LDO) voltage regulators implemented in CMOS processes. In addition, design
specifications, guidelines for measuring, and practical design considerations for LDO
voltage regulators are discussed.
A comparative study of LDO voltage regulators that do not require a bulky
off-chip capacitor to achieve stability, also called capacitor-less LDO (CL-LDO) reg-
ulators, is presented in Section 4. A number of architectures have been proposed;
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however, comparing these architectures proves difficult, as each has a distinct pro-
cess technology and specifications. This section compares CL-LDO regulators in a
unified manner. We designed, fabricated, and tested five illustrative CL-LDO regu-
lator topologies under common design conditions in 0.5 µm CMOS technology. We
compared the architectures in terms of (1) line/load regulation, (2) power supply
rejection, (3) line/load transient, (4) total on-chip compensation capacitance, (5)
noise, and (6) quiescent power consumption. Insights on what optimal topology to
choose to meet particular LDO specifications are provided.
Fundamentals of buck converters are introduced in Section 5. Moreover, the main
topologies and control schemes for buck converters are described. Practical design
considerations for buck converters are also included.
In Section 6, area reduction techniques for the output filter, output power stage,
and compensator of the buck converter are presented . The design and simulation re-
sults of a fully-integrated buck converter using 0.18 µm CMOS technology are shown.
The proposed converter is a monolithic solution, based on standard CMOS technol-
ogy, for integration of passive components on-chip without the need of expensive and
complicated post-fabrication processes. Practical design limitations have been found
and possible solutions to overcome these challenges are provided. The design, imple-
mentation, and testing of an integrated, single-input, dual-output buck converter is
presented. This topology implements only three switches instead of four switches in
conventional solutions, and can reduce area in the power stage with proper design of
the power switches. The integrated circuit prototype was fabricated in standard 0.5
µm CMOS technology (VTHN ≈ 0.78 V, VTHP ≈ -0.93 V) and experimental results
are also shown. Finally, a PWM voltage mode buck converter with compact Type-
III compensation is proposed. This compensation scheme employs a combination of
Gm-RC and Active-RC techniques to emulate the conventional Type-III compensa-
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tion. The introduced compensator occupies less area than an equivalent conventional
Type-III topology and as a result, the total active area of the buck converter is re-
duced. The prototype was fabricated in 0.18 µm CMOS standard technology and
measurement results show fast settling time and high efficiency performance.
1.2.2 Class-D Audio Amplifiers
Section 7 covers the basics on class-D audio amplifiers and principles of operation.
Furthermore, the similarities between the synchronous buck converter and class-D
audio amplifier will be demonstrated. In addition, the main class-D topologies and
performance metrics are presented. Practical design considerations at the integrated
and printed circuit level are also provided.
A low power, high PSRR, clock-free, current-controlled class-D audio power am-
plifier is proposed in Section 8. The proposed audio amplifier utilizes integral sliding
mode control (ISMC) to ensure robust operation. This architecture has two feedback
loops: 1) an outer voltage loop that minimizes the voltage error between the input
and output audio signals, and 2) an inner current loop that measures the inductor
current to track the input signal accurately. The IC prototype’s controller consumes
less power than those featured in recently published works. Experimental results of
the prototype are shown.
Finally, Section 9 summarizes the contributions of this dissertation and discusses
future work.
3
2. INTRODUCTION TO DC-DC CONVERTERS
2.1 Introduction
The power management integrated circuit (IC) market is expected to grow from
$32.2 billion in 2013 and to $38.7 billion in 2016 [1]. This demand is driven partially
by portable devices such as smart phones and media tablets. Power management
circuits include voltage regulators (DC-DC converters), voltage references, and power
transistors among others. The voltage regulator market is expected to grow at 5.2%
annually from $9.5 billion in 2012 to $12.3 billion in 2017.
DC-DC converters convert a DC input voltage to a secondary DC output voltage
level. These converters are essential building blocks in electronic circuits since almost
every system requires a regulated voltage supply. Furthermore, multiple DC-DC con-
verters are often required in modern electronics systems because their subsystems
may demand different voltage and current specifications [2]. A DC-DC converter
must mainly provide high efficiency, fast transient response, and good voltage regu-
lation.
The required power delivered by DC-DC converters depends on the application.
For instance, the power delivered to the load in portable applications is typically in
the range of few watts, whereas DC-DC converters for computers may provide an
output power in the order of hundreds of watts. Moreover, in a variable speed motor
driver application, the power delivered to the load can be as high as megawatts [2].
This chapter is organized as follows: Section 2.1 describes the basic operation
principles of low-power DC-DC converters. Section 2.2 presents different types of
low-power DC-DC converters and their main characteristics.
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2.2 Low-Power DC-DC Converters
DC-DC converters typically operate in a closed loop fashion to minimize the effect
of load perturbations and/or input voltage variations which could affect the output











Figure 2.1: DC-DC converter block diagram.
It consists of a power stage, a controller which uses the feedforward/feedback paths
information to control the power stage, and a reference voltage. Voltage regulation
is achieved by sensing the ouput/input variations of the DC-DC converter and feed-
ing them back/forward to the controller block. The controller circuit generates a
control signal to minimize the error between the reference and output voltages. Low
power DC-DC converters can be classified in: linear voltage regulators, switching-
inductor converters, and switching-capacitor converters. In linear voltage regulators,
the power stage operates as an amplifier; while in switching-inductor and switching-
capacitor converters, the pass element operates as an electronic switch that is either
on or off.
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2.3 Types of DC-DC Voltage Converters
2.3.1 Linear Voltage Regulator
Linear voltage regulators (LVRs) are popular due to their simpler implementation
and smaller area when compared with other types of DC-DC converters. In addition,
they are preferred to power noise sensitive circuits since they can provide a low noise
output voltage. LVRs can generate an output voltage with lower magnitude and
same polarity with respect to the input voltage. Their operation is based on the













Figure 2.2: Linear voltage regulator block diagram (a) conceptual (b) pass element
implementation.
RP forms a resistor divider with load resistor RL, which is adjusted via feedback
to maintain a constant output voltage VOUT , despite input voltage VIN and/or load








Neglecting the required current to adjust RP , the efficiency of the linear voltage












As can be observed from (2.1) and (2.2), the larger the difference between VIN and
VOUT , the smaller the efficiency. For example, if VIN = 1.8 V (1.8 V) and VOUT = 1.6
V (0.9 V), an efficiency of 89% (50%) is obtained. This is the main disadvantage of
linear voltage regulators because for many applications, the value of VIN and VOUT are
set by system specifications. Resistor RP can be implemented with MOS or Bipolar
transistors as shown in Figure 2.2(b). Transistor MP is typically referred to as the
pass transistor. In this dissertation, we will limit the discussion to implementations
with MOSFETs, and a more detailed discussion will be provided in sections 3 and 4.
2.3.2 Switching-Inductor Converters
Switching-inductor converters combine switches with inductive elements (induc-
tors and/or transformers) to generate a DC output voltage with a different magnitude
and/or polarity than the DC input voltage. Switching-inductor voltage regulators
can achieve efficiencies above 90% and good voltage regulation. The inductive ele-
ments provide energy storage and filtering. They are typically off-chip components
due to the limited Q of integrated inductive elements. This increases the overall
area and cost of the DC-DC converter with respect to LVRs. Another drawback of
switching-inductor voltage regulators are the generation of noise and electromagnetic
interference (EMI) [4].
Switching-inductor converters typically operate in closed loop fashion to minimize
the effect of load perturbations and/or input voltage variations which could affect
the output voltage. Figure 2.3 shows a step-down switching-inductor converter. This
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circuit is known as buck converter and it generates an output voltage VOUT smaller
than the input voltage VIN . This circuit operates as follows: voltage VOUT is fed
back to the controller and compared with the reference voltage VREF . Then, the
controller generates a pulse width modulated signal at a given switching frequency
(fs) to turn on/off switches MP andMN . Finally, inductor L and capacitor C form a
2nd order LPF to obtain the DC component of signal VSW and generate VOUT . More













Figure 2.3: Simplified buck converter implementation.
2.3.3 Switching Capacitor Converters
Switched capacitor converters, also known as charge pumps, combine switches
and capacitors to generate a lower or higher DC output voltage than the DC input
voltage. They can also invert the voltage’s polarity. Typical peak efficiencies up to
90 % can be achieved in commercial switched-capacitor converters [5]-[6] for load
currents below 300 mA. On-chip switched capacitor voltage regulators can be used
8
to provide power to non-volatile memory circuits, dynamic random access memories
(DRAMs), and analog portions of mixed-signal circuits [2].
A simplified switched capacitor converter implementation is shown in Figure 2.4.














Figure 2.4: Simplified switched capacitor voltage regulator implementation (VOUT =
2VIN).
trolled by φ1 control signal, and switches S2 and S4are controlled by φ2 control signal.
Control signals φ1 and φ2 do not overlap. When φ1 is high, switches S1 and S3 are
closed, and switches S2 and S4 are open; as a result capacitor C1 is charged to VIN .
In this phase, the load current IL is supplied through capacitor C2. When φ2 is high,
switches S1 and S3 are open, and switches S2 and S4 are closed; hence, capacitor C2
is charged to 2VIN . In practice, VOUT < 2VIN due to the voltage drop across the
on-resistance of the switches [2].
The main drawback of switched capacitor voltage regulators is their poor load
regulation. Load regulation is defined as the output voltage variation due to load
current changes. A feedback network [2] can be added to control the conductance of
the switches to improve the load regulation. However, this strategy often degrades
9
the efficiency due to the quiescent current required by the feedback circuit [2].
2.3.4 DC-DC Converters Comparison
Table 2.1 summarizes and compares the main characteristics of the three main
types of DC-DC converters. As can be seen, each topology has its own advantages
Table 2.1: DC-DC converters comparison
Parameter Linear Switched-inductor Switched-capacitor
Efficiency Low High High
Voltage conversion Step down Step down/up Step down/up
Output voltage polarity Same Different Different
Area Small Large Medium
Voltage regulation Good Good Poor
Noise Low High High
Current Rating Low High Low
and disavantages. The selection of one topology over the other is application de-
pendent. Nevertheless, in portable applications the coexistence of both linear and
switching regulators is required since both accuracy and efficiency are necessary [7].
In these systems, a stable noise free voltage regulator is required to supply power






Figure 2.5: Example of a power management system for portable applications.
converter steps down the input voltage to a lower voltage level but noisy (e.g., Vn).
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Then a linear voltage regulator generates a low noise output voltage Vout from the
noisy voltage Vn. The purpose [7]-[8] of the switching is to step down the input
voltage in a more efficient way than the linear regulator; while the linear regulator’s
purpose is to filter the noise and generate a noise free supply voltage.
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3. LOW DROP-OUT VOLTAGE REGULATORS ∗
3.1 Introduction
Low drop-out (LDO) voltage regulators are linear voltage regulators with a drop-
out voltage below 600 mV [7], typically in the value of 200 mV. LDO voltage regula-
tors can be classified into two main groups: externally and internally compensated.
Moreover, each group can be implemented with an N-type or P-type pass device.
This section discusses design specifications and different types of LDO voltage
regulators. In addition, guidelines for measuring voltage regulators and practical
design considerations are introduced. Finally, a simple design procedure for a LDO
voltage regulator is provided.
3.2 Basic Analysis
Before discussing the non-idealities of the LDO voltage regulator, ideal compo-
nents will be considered to introduce the basic concept. Figures 3.1 (a) and (b) show
the basic LDO architecture and small signal representation, respectively. Applying






















∗Part of this section is reprinted with permission from “Low Drop-Out Voltage Regulators:
Capacitor-Less Architecture Comparison” by J. Torres et al., accepted for future publication in
























Figure 3.1: (a) Basic LDO voltage regulator topology (b) small signal representation.
Assuming that the term βgmpAEA dominates over the other terms in the denominator








Observe that VIN is attenuate by βAEA, and VREF is not. This shows that VOUT is a
scale version of VREF , and if βAEA is large enough, it has little dependency on VIN .
3.3 Design Specifications
Key design considerations for LDO voltage regulators include: stability, line/load
regulation, line/load transient, power supply rejection (PSR), noise, quiescent cur-
rent, drop-out voltage, and efficiency. Trade-offs for these parameters are often
topology dependent. Definitions for these performance parameters can be found in




An LDO voltage regulator is a closed loop feedback system as shown in Figure 3.2.
It consists of an error amplifier (EA), pass transistor (MP ), feedback resistors (RF1,
RF2), and load capacitor CL. Capacitors C1 = Cgs + Cgb and C2 = Cgd, where
Cgb, Cgd, and Cgs are the pass transistor parasitic capacitances. Current source IL
represents the load. The stability of the system can be verified by breaking the loop
as shown in Figure 3.2 and obtaining the Bode plot. The LDO voltage regulator loop
must achieve positive phase margin at the unity gain frequency (UGF ) to be stable.
To achieve good transient response and minimize ringing, a phase margin greater
than 45◦ is often recommended. IL may vary several orders of magnitude (i.e., 100
µA to 50 mA) in LDO voltage regulators. This makes the LDO voltage regulator

















Figure 3.2: LDO voltage regulator setup for stability analysis.
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3.3.2 Load Transient
The load transient quantifies the peak output-voltage excursion and signal set-
tling time when the load current is stepped. An LDO regulator with good load-
transient response must achieve minimal overshoot/undershoot voltage and fast set-














Figure 3.3: Load transient simulation setup.
3.3.3 Load Regulation
The load regulation also quantifies the voltage variation at the output when











Hence, the load regulation is related to the closed loop DC output resistance of the
LDO Rout,cl (see Figure 3.3):
∆Vout = ∆IL · Rout,cl (3.4)
where





where gmp, β, and AEA,o represent the transconductance of the pass transistor, the
feedback factor RF2/(RF1 + RF2), and the EA DC gain, respectively. The open loop
resistance Rout is equal to the parallel combination of the pass transistor’s output
resistance (rdsp), load resistance (RL), and feedback resistors (RF1 +RF2). As seen
in (3.5), the higher AEA,o becomes, the smaller Rout,cl becomes resulting in better
load regulation. AEA,o at the maximum load current IL,max is particularly necessary
to achieve good load regulation. Parasitic resistances (e.g., due to PCB trace, bond-
ing wire, etc.) and systematic input-offset voltages can degrade the load regulation
performance even further [7]. Figure 3.4 shows a simplified block diagram of an LDO
voltage regulator including the equivalent PCB trace resistance (RTrace) and induc-
tance (LTrace), and equivalent bonding wire resistance (RB) and inductance (LB) [7].
The purpose of the Kelvin connection will be explained later in section 3.9.1.2.
3.3.4 Power Supply Rejection (PSR)
Before discussing in detail power supply rejection in LDO voltage regulators, the
difference between power supply rejection ratio (PSRR) in amplifiers and power
supply rejection (PSR) in LDO voltage regulators will be clarified since both terms
are often confused with each other. A general conceptual block diagram depicted in




































Figure 3.4: Simplified block diagram of a LDO voltage regulators including PCB
trace and bonding wire parasitics.
(VIN) nodes to the output node (VOUT ) of an amplifier, and Figure 3.5(b) shows
a conceptual block diagram for the transfer function from the power supply node
(VDD) to the output node (VOUT ) of a LDO voltage regulator.


















Hence, PSRR(s) and PSR(s) are related but they have different transfer functions
and as a result, they are different and should not be confused with each other.












Figure 3.5: General conceptual block diagrams for (a) an amplifier (b) LDO voltage
regulator.
from the ripple at the input. The finite PSR in LDO regulators is due to several
paths between the input and output. Figure 3.6 shows four paths that could couple

















Figure 3.6: Input-to-output ripple paths in LDO regulators [10].
path 4 (voltage reference) is minimum when a high PSR voltage reference [10] is
implemented. Otherwise, it can be reduced by adding a low-pass filter to the output
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of the voltage reference at the expense of increasing PCB area [11]. Therefore, the
ripple contribution due to path 4 is neglected. Regarding path 3, the PSR transfer
function of the LDO regulator strongly depends on the type of error amplifier [12]
and the type of device used as pass element. The concept of the Type-A and Type-B
error amplifiers was introduced in [12] to analyze the PSR of CL-LDO regulators.
It can be shown that the PSR of Type-A and Type-B EAs are approximately 1
or 0, respectively. Figures 3.7(a) and (b) show the Type-A small-signal model for
















Figure 3.7: (a) Small signal model for PSR of Type-A amplifiers and (b) transistor
level example of Type-A amplifier [12].
show the Type-B small-signal model for PSR analysis and an example of Type-B
EA, respectively [12]. Current i is approximately VIN/Ro1 for Ro1 >> 1/gm2, where
Ro1 ∼= 1/gm1 + 2RB. Resistor RB represents the current source IB small signal
resistance. Table 3.1 classifies some common amplifier topologies in Type-A and
Type-B amplifiers. PSR analysis for externally and internally compensated LDO




















Figure 3.8: (a) Small signal model for PSR of Type-B amplifiers and (b) an example
of Type-B error amplifier [12].
and Type-B amplifiers.
3.3.5 Line Transient and Regulation
Line transient measures the output voltage variation in response to a voltage
step at the input of the LDO regulator. Line transient is related to PSR, since both
quantify the change in VOUT due to a variation in VIN ; however, they differ in that
line transient/PSR are large/small-signal parameters, respectively [11]. Nevertheless,
improving PSR at low and high frequencies typically improves line regulation and
line transient response, respectively. Assuming, for the sake of simplicity, that we
can apply small-signal perturbation analysis, then
∆VOUT = PSR(s) ·∆VIN (3.8)
where ∆ VIN = Vstep/s in the Laplace domain and PSR(s) is the power supply
rejection transfer function of the system. In fact, small changes in VIN would cause
20
Table 3.1: Type-A and Type-B single stage amplifier characteristics
Topology Input Stage Active Load Amplifier Type
Simple NMOS DP PMOS CM Type-A
PMOS DP NMOS CM Type-B
Telescopic NMOS DP PMOS CM Type-A
PMOS DP NMOS CM Type-B
Folded-Cascode NMOS/PMOS DP PMOS CM Type-A
NMOS/PMOS DP NMOS CM Type-B
* DP = Differential pair and CM = Current mirror.
the parameters of PSR(s) to change, adding nonlinearity to the response. However,
we note that the line transient is strongly correlated to the power supply rejection
transfer function of the system.
The line regulation also quantifies the voltage variation at the output when change










Hence, the line regulation is related to the PSR at low-frequencies (DC):
Line Regulation ∼= PSR(s = 0) (3.10)
As seen in 3.10, the better the PSR at low frequencies (DC), the better the line
regulation. A simple approximation for PSR(s = 0) provides insight as:








Noise in LDO regulators refers to the thermal and flicker noise in transistors
and resistors. It can be specified as output voltage noise spectral density (V/
√
Hz)
or as integrated output noise voltage (Vrms), which is essentially the output spec-
tral noise density integrated over a bandwidth [13]-[14]. For instance, if the LDO
provides a regulated voltage to a voltage-control oscillator (VCO), the output spec-
tral noise density curve would prove more useful for phase-noise/jitter computation.
If instead, the LDO regulated an ADC, then the integrated RMS noise could be
more appropiate [14]. Fig. 3.9 shows the main noise contributors in an LDO reg-
ulator. Sn,ref(f), Sn,EA(f), Sn,MP (f), Sn,RF1(f),and Sn,RF2(f) represent the noise
power spectral density of the voltage reference, error amplifier, pass transistor, RF1,




















Figure 3.9: LDO regulator’s major noise contributors.
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The total output noise power spectral density of the LDO regulator is:
Sn,o(f) =
(
















Notice that the noise contribution of the pass transistor can be neglected since it
is divided by the error amplifier loop gain which is typically high. Thus, the total
output noise power spectral density can be approximated as:












The noise coming from the voltage reference can be significantly reduced by adding
a low-pass filter [13] to the output of the voltage reference at the expense of in-
creasing PCB area. The error amplifier and feedback resistors noise are typically
the dominant sources of a LDO regulator noise. To minimize the error amplifier
noise its differential pair transistors dimensions need to be large enough to reduce its
flicker noise [15]. Reducing feedback-resistor noise implies smaller resistances, which
in turn increases LDO power consumption. LDO voltage regulators with an rms
output voltage noise as low as 4.17 µVrms for a bandwidth from 10 Hz to 100 kHz
are currently commercially available [16].
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3.3.7 Quiescent Current
Quiescent current is the difference between the input current (IIN) of the LDO
voltage regulator and load current [17],
IQ = IIN − IL (3.14)
This current is particularly important at light loads to maximize effiency. Quiescent
current consists of the EA, VREF , and RF1/RF2 currents in LDO voltage regulator
with a MOS pass transistor.
3.3.8 Drop-Out Voltage
Drop-out voltage is the minimum difference between the input and output volt-
ages at which the circuit ceases to regulate [17]:
VDO = min (VIN − VOUT ) (3.15)
The drop-out voltage is the condition where minimum power is dissipated in the
regulator since this voltage and load current are a large component of the power
losses in the system. As a result, low drop-out voltage regulators exhibit better
efficiency than high drop-out voltage regulators.
3.3.9 Efficiency












where IL and IQ are the load and quiescent currents, respectively. If the quiescent
current is much smaller than IL, the maximum η that can be achieved is VOUT/VIN .
24
For example, the maximum effiency for a linear regulator when VIN = 3.3 V (3.3 V)
and VOUT = 1.8 V (3.1 V) is 54.5% ( 93.9%), respectively. As can be observed, the
smaller drop-out voltage, the higher the η.
3.4 Externally Compensated LDO Voltage Regulators




















Figure 3.10: Externally compensated LDO voltage regulator with PMOS pass tran-
sistor.
dominant pole ωpo is located at VOUT . From the stability point of view, it is conve-
nient to use a large output capacitor (CL) and a p-type pass transistor to achieve
a large RC time constant to maintain ωpo (gdsp/CL) dominant over the entire load
current range. CL is typically a bulky off-chip capacitor, and its value is often in
the order of several micro-farads. In addition, CL minimizes the output impedance
(ZOUT ) at high frequencies; thereby minimizing VOUT voltage variations (∆VOUT =
ZOUT ·∆IL) during load transient events. This off-chip capacitor increases the sys-
tem’s cost due to its market value and increases the PCB area. Moreover, it requires
25
an additional package’s pin. Nevertheless, in high power applications due to large IL
variations, their use is inevitable to minimize ∆VOUT [7]. Resistor RESR represents
CL’s parasitic resistance and/or a resistance added to generate a zero (1/(RESRCL))
for compensation purposes. Externally compensated LDOs can be implemented with
a NMOS pass transistor; however, CL needs to be extremely large to make ωp0 the
dominant pole because the open loop resistance of this topology is approximately
1/gmn, where gmn is the transconductance of the NMOS pass transistor. In many
cases, an off-chip CL is still used but the dominant pole is inside the loop (e.g., ωp1).
3.4.1 Stability
The small signal model for the circuit in Figure 3.10 is shown in Figure 3.11.













Figure 3.11: Small-signal model for an externally compensated LDO voltage regula-
tor with PMOS pass transistor.
resistance, respectively. Capacitance C1 = Cgs + Cgb and capacitance C2 = Cgd,
where Cgs, Cgb, and Cgd are parasitic capacitances of the pass transistor MP . The
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KpIL, Rout = RL||rdsp|| (RF1 +RF2) ∝ 1
IL
,

















∝ IL, ωp2 = 1










Observe that the unity gain frequency (UGF ) is approximately a function of
√
IL.
Figure 3.12 shows the Bode plot for the externally compensated LDO with a PMOS
pass transistor. As can been seen, the location of UGF varies as IL changes. Note
that the worst-case stability condition occurs at IL,max.
3.4.2 Load Transient
In the case of the externally compensated LDO regulators, the maximum output
voltage variation ∆VOUT can be estimated using the equivalent circuit shown in
Figure 3.13. In Figure 3.13, it is assumed that the feedback loop does not react fast
enough to a sudden load change; as a result, the output impedance is determined by
































































Figure 3.12: Externally compensated LDO voltage regulator with PMOS pass tran-
sistor Bode plot.
where CL is the load capacitance, ∆IL is the load current step, and ∆t1 is the time
that the loop takes to react. ∆t1 is a function of the closed-loop bandwidth and the
slew rate associated with the capacitance at the gate of the pass transistor and can








































Feedback loop does not 
react fast enough to a 
sudden load step
MP
Figure 3.13: Equivalent circuit for load transient analysis.
where tsr and Isr are the slew rate time and the available current of the amplifier to
drive the pass transistor, respectively. Parameter BWcl is the closed-loop bandwidth
of the system which is equivalent to the unity gain frequency (UGF ); whereas Cp
and ∆V are the capacitance and voltage variation at the gate of the pass transistor,
correspondingly.
As it can be observed from (3.20), the output voltage variation during load tran-
sients is inversely proportional to CL. Capacitor CL is typically an off-chip capacitor
in the order of microfarads to achieve good load transient performance. It is clear
that to achieve certain transient performance, the loop bandwidth and the slew rate
at the gate of the pass transistor need to be optimized. This typically translates into
higher quiescent current. Moreover, RESR needs to be minimized for large load steps
to reduce the voltage dips/surges.
3.4.3 Power Supply Rejection
Figures 3.14 and 3.15 show the PSR small signal model for externally compen-
sated LDOs with PMOS pass transistor as well as Type-A and Type-B EAs, respec-
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Type-A Error Amplifier PSR model
Vo
RESR
Figure 3.14: PSR small signal model for externally compensated LDO voltage regu-

















Type-B Error Amplifier PSR model
Vo
RESR
Figure 3.15: PSR small signal model for externally compensated LDO voltage regu-
lator with PMOS pass transistor and Type-B EA.





















































In (3.21), it was assumed βgmprdspgmeRoeCLRESR >> CLrdsp. At light loads









Table 3.2 shows the analytical expressions for ωz1,psr and |PSR|DC for an externally
compensated LDO voltage regulator implemented with Type-A and Type-B error
amplifiers. As can be seen from Table 3.2, the LDO voltage regulator implemented
with Type-A amplifier presents a higher DC PSR than the one implemented with
Type-B amplifier for the same loop gain.
Table 3.2: Analytical expressions for PSR of an externally compensated LDO voltage
regulator
Error Amplifier APSR ωZ1,psr |PSR|DC
Type− A 1 1/(gmprdspC2Roe) 1βgmeRoegmprdsp
Type− B 0 1/(RoeC2) 1βgmeRoe
3.5 Internally Compensated LDO Voltage Regulators
An internally compensated LDO voltage regulator, also known as a capacitor-
less (CL-LDO) or capacitor-free LDO voltage regulator [18], is shown in Figure 3.16.
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Their dominant pole ωp1 is inside the loop to take advantage of the high output





































Figure 3.16: Internally compensated LDO voltage regulator with (a) PMOS and (b)
NMOS pass transistors.
They can be implemented with either P-type or N-type pass transistors as shown
in Figures 3.16 (a) and (b), respectively. In Figure 3.16, CL models the parasitic
capacitors and/or any integrated capacitor at the output node. Capacitor CL is
typically in the order of pico-farads in CL-LDO voltage regulators.
3.5.1 Stability
There are many CL-LDO topologies with multi-stage EAs and multiple feedback
loops. Many of those topologies will be discussed in Section 4. Here the discussion
is limited to CL-LDOs with one stage EA and one active feedback loop.
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3.5.1.1 PMOS pass transistor
The small signal model for a Miller-compensated CL-LDO voltage regulator (Fig-












Figure 3.17: Small signal model for internally compensated LDO voltage regulator
with PMOS pass transistor.































((1 + gmpRout)C2 + C1)Roe
























































































Figure 3.18: (a) Internally compensated LDO voltage regulator with PMOS pass
transistor Bode plot (b) schematic utilized to obtain (a).
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Figure 3.18(a) shows the Bode plot for an internally compensated LDO with PMOS
pass transistor for IL,min = 100 µA and IL,max = 50 mA. These results were obtained
using the schematic shown in Figure 3.18(b) for 0.5 µm CMOS technology. As can
been seen, the location of UGF varies as IL changes. Note that unlike externally com-
pensated LDO regulators with a PMOS pass transistor where the worst-case stabil-
ity condition occurs at IL,max, the worst-case stability for an internally-compensated
LDO regulator with a PMOS pass transistor occurs at IL,min because UGF increases,
and ωp2 and ωz1 decrease.
3.5.1.2 NMOS Pass Transistor
The small signal model for the circuit in Figure 3.16 (b) is shown in Figure 3.19.













Figure 3.19: Small signal model for internally compensated LDO voltage regulator
with NMOS pass transistor.
tance (not included in the P-Type case since the bulk is connected to the source),
and output resistance of the NMOS pass transistor, respectively. Capacitances C1 =
Cgs, C2 = Cgd, and C3 = Cgb + Cm, where Cgb, Cgd, Cgs are parasitic capacitances
of the NMOS pass transistor, and Cm is a compensation capacitance. The open loop
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Figure 3.20 (a) shows the Bode plot for an internally compensated LDO with NMOS
pass transistor for IL,min = 100 µA and IL,max = 50 mA. These results were obtained
using the schematic shown in Figure 3.20 (b) for 0.5 µm CMOS technology. The 2V
voltage source was utilized to emulate the effect of the charge such that the voltage
at the gate of the pass transistor can go above VIN (i.e., 3V) for large IL (i.e., 50
mA). As can be seen, the UGF varies as IL changes. This is due to the gain variation
of the pass transistor with IL. Moreover, it can be observed that the the worst-case
stability scenario for an internally-compensated LDO regulator with NMOS pass
transistor occurs at IL,min because UGF increases, and ωp2 and ωz1 decreases.
3.5.2 Load Transient
For small load steps, the undershoot/overshoot of the output voltage is propor-











































































Figure 3.20: (a) Internally compensated LDO voltage regulator with NMOS pass
transistor Bode plot and (b) schematic utilized to obtain (a).
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where gme and Roe denote the error-amplifier transconductance and output resis-
tance, respectively, and Rout = rdsp||(RF1 + RF2). In (3.25), it is assumed that
βgme << gmp. Assuming, for simplicity, that we can apply small-signal perturbation
analysis, then
∆VOUT = Zo(s) ·∆IL (3.26)
where ∆IL = Istep/s is in the Laplace domain. In fact, small variations in IL would
cause the parameters of Zo(s) to change, adding nonlinearity to the response. How-
ever, we note that the load transient is strongly correlated to the output impedance.
While externally compensated regulators’ Zo(s) is dominated by a microfarad-range
load capacitor, CL-LDOs Zo(s) arises chiefly from the open loop gain and can be
improved by increasing loop bandwidth. Table 3.3 compares the output impedance
of externally and internally compensated LDO voltage regulators.
Table 3.3: Externally versus internally compensated LDO voltage regulators output
impedance comparison
Zo Externally Compensated Internally Compensated
Low-frequencies ∼= 1/(βgmpgmeRoe) ∼= 1/(βgmpgmeRoe)
Medium-to-high Dominated by CL, minimum value Determine by the loop tranfer function
frequencies is limited by RESR
For large load current steps, the analysis is particularly challenging since the pass
transistor operates in three different operating regions (E.g. subthreshold, saturation,
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and triode regions) over the entire load current range. In addition, the transconduc-
tance, conductance, and parasitic capacitors of the pass transistor vary dynamically
with the load current, thereby complicating the analysis even further. Figure 3.21
shows an illustrative example of how the CL-LDO output impedance varies as the
load current changes and how the pass transistor operates in different regions over













































Figure 3.21: Output impedance at DC versus load current.
pass transistor variation versus load current. As can be seen, the CL-LDO output
impedance and the parasitic capacitances of the pass transistor significantly vary
over the entire current range. Fortunately, it has been observed that improving the
slew rate (a large signal parameter) helps to minimize the undershoots/overshoots
during large load current steps. In CL-LDO regulators, the slew rate (Ibias/Cgate) is
highly dependent on total capacitance at the gate of the pass transistor and the bias
current of the EA’s stage driving it. Figure 3.23 shows an example of how the Vout

























































































Figure 3.23: Reduction in output voltage undershoot amplitude versus bias current.
can be seen, the undershoot amplitude reduces as the bias current increases. In Sec-
tion 4, several architectures that emphasize on improving the slew rate in CL-LDO
voltage regulators will be discussed. The main idea behind all of them is increasing
the charging/discharging current at the gate of the pass transistor during large load
transient events.
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3.5.3 Power Supply Rejection
3.5.3.1 PMOS Pass Transistor
Figures 3.24 and 3.25 show the PSR small-signal model for internally compensated
















Type-A Error Amplifier PSR model
Vo
Figure 3.24: PSR small signal model for internally compensated LDO voltage regu-

















Type-B Error Amplifier PSR model
Vo
Figure 3.25: PSR small signal model for internally compensated LDO voltage regu-
lator with PMOS pass transistor and Type-B EA.
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These small-signal models are based on Figure 3.16(a).

































Table 3.4 shows the analytical expressions for ωz1,psr and |PSR|DC for an internally
compensated LDO voltage regulator implemented with Type-A and Type-B error
amplifiers. As can be seen from Table 3.4, the LDO voltage regulator implemented
with a Type-A amplifier presents higher DC PSR than the one implemented with a
Type-B amplifier for the same loop gain.
Table 3.4: Analytical expressions for PSR of an internally compensated LDO voltage
regulator with PMOS Pass Transistor
Error Amplifier APSR ωZ1,psr |PSR|DC
Type− A 1 1/(gmprdspC2Roe) 1βgmeRoegmprdsp
Type− B 0 1/(RoeC2) 1βgmeRoe
3.5.3.2 NMOS Pass Transistor
Figures 3.26 and 3.27 show the PSR small signal model for internally compensated
LDOs with NMOS pass transistor with Type-A and Type-B EAs, respectively. These






















Figure 3.26: PSR small-signal model for externally compensated LDO voltage regu-





















Figure 3.27: PSR small-signal model for internally compensated LDO voltage regu-


































Table 3.5 shows the analytical expressions for ωz1,psr and |PSR|DC for an internally
compensated LDO voltage regulator implemented with NMOS pass transistor for
Type-A and Type-B error amplifiers. As can be seen from Table 3.5, the LDO
voltage regulator implemented with a Type-B amplifier presents higher DC PSR
than the one implemented with a Type-A amplifier for the same loop gain.
Table 3.5: Analytical expressions for PSR of an internally compensated LDO voltage
regulator with NMOS Pass Transistor
Error Amplifier APSR ωZ1,psr |PSR|DC
Type−A 1 1/(C2Roe) 1βgmeRoe
Type− B 0 1/(gmnrdsnRoeC2) 1βgmeRoegmnrdsn
3.5.4 PMOS Versus NMOS Pass Transistor
Table 3.6 compares CL-LDO voltage regulators implemented with NMOS and
PMOS pass transistors. As can be observed in Table 3.6, CL-LDO voltage regula-
tors implemented with PMOS pass transistors have smaller drop-out voltage than
the ones implemented with NMOS. This make PMOS implementations more power
efficient than NMOS implementations. Moreover, PMOS implementations operate
with smaller input voltages than NMOS implementations for the same output volt-
age. The maximum current in NMOS implementations is smaller than PMOS im-
plementations due to the limited voltage swing at the gate of the pass transistor.
The drop-out voltage in a CL-LDO voltage regulator with NMOS pass transistor
can be reduced if a charge pump is used to power the EA [19] or the pass transistor
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is implemented with a natural Vth NMOS device.
Table 3.6: PMOS versus NMOS pass transistor comparison
Parameter NMOS PMOS
Drop-out voltage (VDO) VSD(sat) + Vth VSD(sat)






Transient Response Fast Moderate
PSR Good Moderate
NMOS implementations usually have better transient response than PMOS due
to their small open loop output resistance. In addition, implementations with NMOS
pass transistor offers better PSR performance for the same loop gain as shown in Fig-











































NMOS PT, Type-A EA
PMOS PT, Type-A EA
NMOS PT, Type-B EA
PMOS PT, Type-B EA
Figure 3.28: Internally compensated LDO voltage regulator PSR.
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in (3.24) is greater than in (3.23) and hence, βgmnrdsngmeRoe > βgmprdspgmeRoe.
Moreover, the combination of the PMOS pass transistor with the load acts as a
common gate amplifier from VIN to VOUT , while the combination of the NMOS pass
transistor with the load acts as a voltage divider from VIN to VOUT ; as a result, the
implementation with NMOS provides more isolation between the VIN and VOUT at
high frequencies. This translates into better PSR performance at high frequencies
for the implementation with a NMOS pass transistor.
3.6 Externally Versus Internally Compensated LDO Voltage Regulators
Table 3.7 qualitatively compares externally and internally compensated LDO
voltage regulators [7]. As can be seen, externally compensated LDO voltage regula-
Table 3.7: Externally versus internally compensated LDO voltage regulators com-
parison
Externally Compensated Internally Compensated
Application Higher Power Lower Power
(E.g. heavier loads) (E.g. lighter loads)
Load Capacitor CL Off-chip or in-package On-chip or in-package
Load Transient Better Worse
(E.g. smaller ∆ VOUT ∝ 1/CL) (E.g. larger ∆VOUT )
Worst Case Stability Large IL Small IL
PSR Better Worse
(E.g. higher ωp1) (E.g. lower ωp1)
Cost Higher Lower
tors exhibit in general better performance than internally compensated ones at the
expense of higher cost. The off-chip capacitor CL provides low output impedance in
externally compensated LDO voltage regulators. This reduces the voltage dips/surges
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during load transient events when compared with internally compensated LDO volt-
age regulators. For the same reason, externally compensated LDO voltage regulators
can deal with heavier loads than internally compensated ones.
3.7 Guidelines for Measuring LDO Voltage Regulators
LDO voltage regulator measurements include: efficiency, load regulation/transient,
line regulation/transient, and PSR. Basic voltage regulator characterization requires
the following measurement equipment: power supplies, multi-meters, an oscilloscope,
waveform generators, power resistors, and an evaluation board.
3.7.1 Efficiency Measurement Setup








IIN (VOUT + VDO)
(3.29)
where IL represents the load current and VOUT represents the output voltage. Pa-
rameters VIN and IIN represent the input voltage and current of the LDO voltage
regulator, respectively. Hence, efficiency can be calculated by measuring IL, VOUT ,
IIN , and VIN with a multi-meter.
3.7.2 Load Transient Measurement Setup
Figure 3.29 shows a load transient measurement setup. The load step is generated
by switching the connection between the output voltage VOUT and the load resistance
RL using the power FET MTEST . The minimum load current (IL,min) is determined
by VOUT/RLB and the maximum load current is equivalent to IL,min + Vs/RL. The
output voltage and load current step waveforms can be observed in an oscilloscope
since IL is directly proportional to RL. Load regulation can be obtained if the














Figure 3.29: Load transient measurement setup.
3.7.3 Line Transient Measurement Setup
Figure 3.30 shows a line transient measurement setup. The line transient test
can be performed with a square signal superimposed on a DC voltage level. A driver
is added between the waveform generator and the input of the voltage regulator to
provide the required input current. This is particularly necessary at heavy loads since
a waveform generator is not capable of providing currents above a few milliamps. In
addition, this driver needs to be able to handle the input capacitance of the LDO
voltage regulator. Line regulation can also be obtained if the measurements are
performed in steady state.
3.7.4 PSR Measurement Setup
The measurement setup for line transient (Figure 3.30) can be used for PSR. The
only difference is that a sinusoidal signal instead of a square signal is imposed on a
DC voltage level. The peak-to-peak amplitude of the sinusoidal signal is typically in
the order of 20-100 mV [7]. The PSR is the ratio between VOUT and VIN and can be













Figure 3.30: Line transient measurement setup.
simulation results based on AC analysis may not correlate with measurement results.
Hence, PSR simulation results based on transient simulations may correlated better
with experimental results since the test bench is closer to the actual one used in
measurements [7].
3.8 Design Strategy in LDO voltage regulators
Figure 3.31 shows a design flow for LDO voltage regulators. It begins with the ba-
sic DC requirements VIN , VOUT , IL, and IQ specifications. From these specifications,










Minimum length is typically chosen to minimize the gate capacitance of the pass
transistor which affects the stability, transient response, and PSR performance. The
feedback resistors can be chosen from the ratio between the VOUT and VREF and IQ
specifications:
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Figure 3.31: Low dropout voltage regulator design flow.
H · IQ = VOUT
RF1 +RF2
(3.32)
where H·IQ is a percentage of the total quiescent current budget. The feedback
resistors can be found using (3.31) and (3.32). The poles and zeros can be estimated
from the pass transistor dimensions, feedback resistors, and error amplifier small
signal parameters. Then, on an externally compensated LDO, the CL capacitor can
be chosen to set the dominant pole and RESR to place the compensation zero at
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the desired location for stability purposes. In the case of an internally compensated
LDO, a compensation capacitor can be used to set the dominant pole. The loop’s
stability can be verified by following the proposed procedure. After verifying stability,
performance paramters (e.g., load/line regulation, PSR) can be simulated to check if
specifications are met. Otherwise, the pass transistor dimensions, feedback resistors
values and/or EA design (e.g., bias current, compensation capacitance, transistor
dimensions, etc.) can be modified.
In summary, the LDO voltage regulator design starts with the pass transistor or
feedback resistors, and then EA. Next, specifications are verified, and if necessary,
the pass transistor, feedback resistors, and EA can be modified to meet requirements.
3.9 Practical Design Considerations for LDO Voltage Regulators
3.9.1 Pass Transistor
3.9.1.1 Design
As explained previously in this section, the pass transistor design affects the effi-
ciency, PSR, transient, minimum input voltage, and maximum delivered load current
(see Table 3.6). The noise contribution of the pass transistor is typically neglectable
when compared with the first stage of the EA and feedback resistors contribution.
Moreover, the dimensions of the pass transistor can be calculated based on VIN ,
VOUT , and IL as shown in (3.30). For a PMOS pass transistor assuming operation in



























Notice that in (3.34), it is assumed that voltage at the gate of the pass transistor
could go above VIN to provide the necessary maximum load current. This can be
achieved using a charge pump to bias the error amplifier. For the same VDS,sat, the















Typically, Kn ≥ 3Kp and as a result, a P-Type pass transistor generally occupies a
larger area than the N-Type. However, for a fair comparison the area occupied by
the charge pump (e.g., capacitors) needs to be included.
Due to the large IL range in most LDO voltage regulators, the pass transistor may
operate over three different regions (e.g., subthreshold, saturation, triode regions).
This complicates the modeling of the pass transistor since an IL dependent model
is required to represent the pass transistor’s parameters (e.g., gm, gds, cgs) over the
entire IL range (see Figures 3.21 and 3.22 for details). Therefore, two possibilities
to model the pass transistor are: a) using a piece-wise approximation where the
switching points are defined by the operating region and each parameter is defined
according to its respective equation for each operating region or b) using a general
polynomial expression as:
P (IL) = p0 + p1IL + p2I
2
L + ..... + pnI
n
L (3.36)
where pi (for i = 0, 1, 2,..., n) are the coefficients for a fitted polynomial for each
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parameter in terms of IL.
3.9.1.2 Layout
The track resistance (resistance between drain/source and bondpad), bond-wire
resistance (resistance between bondpad and pin), and printed board circuit trace
resistance affect the effective drop-out voltage [7]. To minimize the track resistance,
use as many contacts and wide tracks for the drain and source terminals to mini-
mize sheet and via resistances. This is critical since these terminals carry the load
current. Also, the pass transistor should be placed as close as possible to the bond-
pad to minimize track resistance [7]. Top metals should be used for power routing
since they have the smallest resistance. In addition, multiple metals in parallel can
be used to minimize the track resistance. To reduce the bond-wire resistance and
inductance, multiple parallel bond-wires can be used for the drain and source termi-
nals. To minimize the effect of the bond-wire resistance in the load regulation, the
output voltage is sensed at the pin instead of the drain/source of the PMOS/NMOS
pass transistor. By doing this, the bond-wire resistance is included in the feedback
loop and as a result, better load regulation is achieved. This technique requires an
additional bondpad and bond-wire. The output of the pass transistor is connected
to VOUT pin through V
′
OUT bondpad and a bondwire; and the feedback resistors are
connected to VOUT pin through VSENSE bondpad and another bondwire as shown in
Figure 3.4. This technique is known as the Kelvin or Star connection [7].
3.9.2 Error Amplifier
3.9.2.1 Design
The accuracy and quiescent power consumption of the LDO voltage regulator are
highly dependent on the EA design. As already explained in this section, line/load
regulation and DC PSR are inversely proportional to the DC gain of the EA. More-
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over, the DC PSR also depends on the Type of EA (e.g., Type-A or Type-B). The
EA’s bandwidth affects the load/line transient performance of the LDO voltage reg-
ulator. Typically, a multi-stage EA is implemented to deal with the gain and band-
width challenges. The first stage usually provides most of the DC gain and the last
stage typically consumes most of the quiescent current to place the non-dominant
pole beyond UGF and improve the slew rate at the gate of the pass transistor. The
differential pair of the EA should be sized carefully to minimize the flicker noise with-
out increasing too much the input capacitance of the EA. If the input capacitance
is large enough, it can generate an undesirable pole that affects the loop’s stability.
In battery-powered applications, the EA must be designed to meet all the specifica-
tions with the smallest amount of quiescent current to extend the battery life. The
systematic and random offsets of the EA should be minimized since it can affect the
regulation of the system. In addition, the EA should be able to operate properly
for the input voltage range, voltage reference voltage, and load current range which
modifies the output voltage swing of the EA. Hence, an EA with high DC gain, high
bandwidth, low IQ, low noise, and low input offset is desired [7].
3.9.2.2 Layout
The error amplifier should be laid out using standard layout techniques such
as common centroid and interdigitized configurations and use dummy components
for best matching [20]. The differential pair and active current load require critical
matching to minimize offset as well as placing as many substrate contacts as possible
in local cells to provide homogeneous bulk voltage for the transistors. This minimizes
threshold voltage variation among them. Using P+ guard ring and N+ guard ring
for NMOS and PMOS transistors, respectively [21]. Figure 3.32 shows an example
of an error amplifier transistor level implementation and layout with the suggestions
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previously mentioned.
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Figure 3.32: Example of an error amplifier (a) transistor level (b) layout implemen-
tation.
3.9.3 Printed Board Circuit
3.9.3.1 Design
Using ceramic capacitors with low ESR at the output to minimize voltage dip/surge
amplitudes (ILRESR) during load transient events. Multiple capacitors can be used
in parallel to increase the capacitance and reduce RESR to improve even further the
load transient response. It is advised to place a capacitor from the input of the LDO
voltage regulator to ground to reduce the input voltage ripple and spikes before they
reach the LDO voltage regulator [22]. In addition, it is also advised to include the
capacitor model in simulations. Figure 3.33 shows a model for an off-chip capacitor
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that includes the effect of the RESR and equivalent series inductance (ESL). Ideally,
a capacitor behaves as a short circuit at high frequencies, but due to the RESR and
ESL it behaves as an open circuit. In this case, the output capacitor in an externally
compensated LDO voltage regulator behaves as a high impedance, and as a result,





Figure 3.33: Off-chip capacitor model that includes RESR and ESL.
3.9.3.2 Layout
Using short and width traces for power routing lines (E.g. VIN and Vout) to
minimize trace resistance and as a result, reduce power losses.
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4. LOW DROP-OUT VOLTAGE REGULATORS: CAPACITOR-LESS
ARCHITECTURE COMPARISON∗
4.1 Introduction
Demand for system-on-chip solutions has increased the interest in LDO voltage
regulators which do not require a bulky off-chip capacitor to achieve stability, also
called capacitor-less LDO (CL-LDO). Several architectures have been proposed; how-
ever comparing these reported architectures proves difficult, as each has a distinct
process technology and specifications. This chapter compares CL-LDOs in a unified
matter. We designed, fabricated, and measured five illustrative CL-LDO regulator
topologies [18], [23]-[26] in the same process (0.5µm CMOS) under common design
specifications to facilitate comparison. We compare the architectures in terms of
(1) line/load regulation, (2) power supply rejection, (3) line/load transient, (4) total
on-chip compensation capacitance, (5) noise, and (6) quiescent power consumption.
Our remarks and observations are suitable for the chosen design constraints.
This chapter presents representative CL-LDO regulator topologies [18], [23]-[26]
and [27]-[44]. In addition, remarks on CL-LDO regulator architectures and experi-
mental results are provided. Finally, conclusions are drawn.
4.2 Comparison of CL-LDO Regulator Topologies
We categorize several illustrative CL-LDO regulator topologies into 3 groups. In
this section, it is assumed that the gain stages are powered from VIN unless otherwise
specified.
∗This section is reprinted with permission from “Low Drop-Out Voltage Regulators: Capacitor-Less
Architecture Comparison” by J. Torres et al., accepted for future publication in IEEE Circuits and
Systems Magazine.
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4.2.1 Advanced Compensation Topologies
Topologies [18] and [23] are two of the first CL-LDO regulators. They are based
on Miller pole splitting compensation to achieve small on-chip compensation capac-
itance when compared with the conventional (externally compensated) LDO regula-
tor. In Figure 4.1 (a) [18], a damping-factor circuit stabilizes the LDO regulator for
various capacitive load conditions. The LDO regulator requires the damping factor
compensation (DFC) circuit to be stable with and without an off-chip capacitor. In
a capacitor-less configuration, the damping factor circuitry might not be necessary
since the feedback loop is effectively compensated with the Miller-compensation ca-
pacitor Cm. The dominant pole is given by A2ApCm and the output resistance of
the EA first stage A1. Ap is the gain of the pass transistor. In this chapter, we will
































Figure 4.1: CL-LDOs with improved frequency compensation techniques (a) DFC
[18], (b) Q-Reduction [23].
the Q-reduction architecture. This architecture was proposed to minimize on-chip
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capacitance and quiescent current [23]. The Q-reduction circuit is formed by CQ
and the transconductance A2. The Q-reduction technique controls the Q of the
non-dominant complex poles to improve the stability at light loads.
4.2.2 Load Transient Topologies
Approaches that improve the load transient comprise either pass-transistor-gate-
voltage slew-rate enhancement with multiple active loops [25]-[34] and/or output-
impedance reduction [35]-[39].
Architecture in [26] and [27] employ a current amplifier Ai in series with capaci-
tance Cf that acts as an auxiliary fast loop in addition to the main voltage loop as
shown in Figure 4.2 (a). The capacitance Cf reacts to sudden changes on VOUT dur-
ing load transients by generating an equivalent transient current (if). Then, current
if is amplified by the gain Ai and injected into the pass transistor’s gate capaci-
tance. Thus, this auxiliary loop improves the transient response. Moreover, it helps
to achieve internal compensation since the dominant pole of the system is defined by
ωd ∼= 1/(AiApCf Roi‖Ro1) where Roi and Ro1 are the output resistances of Ai and A1,
respectively. [28] expands on this technique, employing a bi-directional, asymmetric
current amplifier to increase the UGF by cancelling the RHP zero from the pass-
transistor Cgd. Figure 4.2(b) displays a CL-LDO with multiple loops to improve the
settling response [25]. This CL-LDO regulator combines a current-sensing transis-
tor Ms and a transimpedance amplifier ATRANS to generate an additional fast loop.
Load variations are detected by Ms to generate a scaled copy of IL. During transi-
tions from low to high load currents, the corresponding increase in the sense current
improves the slew rate at the gate of the pass transistor. In Figure 4.2(c) [29], an EA
with push-pull output stage achieves high slew rate at the gate of the pass transistor




















































































































Figure 4.2: CL-LDOs with multi-feedback loops (a) Differentiator [26], (b) Tran-
simpedance [25], (c) High Slew Rate EA [29], (d) AFC&SRE [30], (e) Adaptively
Biased [32], and (f) Capacitive Coupling & ATC [33].
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slew rate since during transient events the peak currents of transconductors GmH
and GmL are not limited by the bias current.
The CL-LDO regulator in Figure 4.2(d) [30] combines active feedback compensa-
tion (AFC) Gma and slew-rate-enhancement (SRE) Gmx techniques to increase the
loop bandwidth, reduce the total on-chip capacitance compensation, and improve
the slew rate at the gate of the pass transistor. The slew-rate enhancement block
reduces VOUT variations during load current transients events. The combination of
Mff withMP creates a weak push-pull at VOUT to reduce the overshoots during load
transients. A similar architecture is presented in [31].
In Figure 4.2(e) [32], a CL-LDO regulator uses an auxiliary loop to adjust the
bias current of the EA’s first stage. The EA is biased with a small fixed IB and an
adaptive bias current IAB proportional to IL. The auxiliary loop is formed by the
current sensing transistorMs and a simple current mirror. The adaptive bias current
IAB increases the loop bandwidth and, as a result, the load transient performance is
improved.
A multi-loop CL-LDO regulator that improves load/dynamic voltage scaling tran-
sient response is shown in Figure 4.2(f) [33]. The first loop employs a capacitively
coupled high-pass filter that detects voltage variations at VREF and VOUT to increase
the slew rate at the gate of the pass transistor. This increase in the slew rate im-
proves the transient response. The second loop comprises the adaptive transmission
control (ATC) block, two switches Ms1 and Ms2, and the current sources Ich and
Idch. This loop detects large voltage variations of VOUT and VREF , compares them
with reference voltages VH/VL (not shown), and decides whether to enable Ms1 or
Ms2 to charge or discharge the pass-transistor gate. A multi-loop CL-LDO struc-
ture for SRAM bank designed for very fast load step response while maintaining low
quiescent current is presented in [34].
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Multiple CL-LDO regulator topologies with a power stage based on the flipped
voltage follower (FVF) have been proposed [35]-[39]. These kind of topologies were
not fabricated in this work, but are included in the discussion for the sake of com-
pleteness. The FVF exhibits low output impedance due to shunt feedback, thus
yielding good load regulation and stability [36]. The basic FVF CL-LDO regulator
consists of pass transistorMP , control transistorMc, and current source IB as shown










Figure 4.3: CL-LDOs based on FVF [35]-[39].
minal senses variations at VOUT and then amplifies the error signal to control the gate
voltage of MP . This mechanism regulates VOUT and generates the required current
by the load. Several architectures [37]-[39] have been proposed to improve the slew
rate at the gate of MP and increase the loop gain.
4.2.3 PSR Topologies
Fig. 4.4 shows several topologies that have been proposed to improve PSR [24],
[40]-[44]. The compensation schemes are not included to simplify the diagrams.
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Figure 4.4: CL-LDOs for PSR enhancement (a) NMOS Cascode [40], (b) NMOS Cas-
code with auxiliary LDO [41, 42], (c) Voltage Subtractor [24], (d) FF with BPF [44].
increase the isolation between VIN and VOUT . A charge pump generates a large volt-
age at the gate of the NMOS transistor to reduce its drop out voltage. In addition,
a first-order low pass filter (LPF) is placed between the output of the charge pump
and the gate of the NMOS device to reduce the charge pump output ripple. In Fig-
ure 4.4(b) [41], [42] an NMOS cascoded with the PMOS transistor is used as well,
but the gate bias of the NMOS is controlled with an LDO regulator and first order
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LPF. This implementation can potentially reduce the area when compared with [40]
since the amplifier consumes low current from the charge pump which reduces the
size of its capacitors. In addition, it relaxes the cut-off frequency of the LPF due
to smaller ripple at the output of the charge pump, thus potentially saving area.
All these works provided very good PSR but they increase the drop-out voltage of
the LDO. In Figure 4.4(c) [24] and [43], the main idea to provide high impedance
from the gate of MP to ground and a low impedance from the gate of MP to VIN .
This allows the gate to follow the signal at the source of MP such that the EA
behaves like a Type-A amplifier (Apsr ∼= 1); and as a result, PSR at low frequencies
is improved. In Figure 4.4(c) [24], RB1, RB2, and MPS form the low impedance from
the gate of MP to VIN , and MN2 & MN1 form the high impedance from the gate
to ground. A topology with a power-supply-rejection boosting filter circuit is shown
in Figure 4.4(d) [44]. This topology adds a feedforward (FF) path with bandpass
transfer function to improve the power supply rejection at middle-to-high frequency
over a wide loading range.
gm1 gm2 -gmp






Figure 4.5: CL-LDO regulator with damping factor technique small-signal model.
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Figure 4.6: CL-LDO regulator with Q-reduction technique small-signal model.
4.3 Selected Topologies
For comparison, we select at least one representative architecture from each of the
three groups (Advanced Compensation, Load Transient, and PSR). The selected the
following architectures: [18], [23]-[26] ( Figure 4.1(a), Figure 4.1(b), Figure 4.4(c),
Figure 4.2(b), and Figure 4.2(a)).
The small-signal models for the Damping Factor, Q-Reduction, Voltage Subtrac-
tor, Transimpedance, and Differentiator CL-LDO regulators are shown in Figure 4.5,
Figure 4.6, Figure 4.7, Figure 4.8, and Figure 4.9, respectively. Parameters gmi,
goi, and Ci (for i = 1, 2) represent the transconductances, the output conductances,
and the parasitic capacitors of each stage, respectively. Cgd and gmp are the gate
to drain capacitance and transconductance of the pass transistor. CL and gL are
the load capacitance and conductance, respectively. Cm represents a compensation
capacitor. In Figure 4.5, notice that the damping factor circuit is not included be-
cause as mentioned in [18] it has no effect for capacitor-less operation and small
load currents. In Figure 4.6, the Q-reduction circuit is formed by Ccf and a current
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Figure 4.7: CL-LDO regulator with voltage subtractor technique small-signal model.
gm1 -gm2 -Ngm3
















Figure 4.8: CL-LDO regulator with transimpedance technique small-signal model.
buffer of transconductance gmcf . Also, a feed-forward transconductance stage (gmf1)
generates a left-half-plane (LHP) zero to improve the stability. In Figure 4.7, Cq and
RAZC generate a pole-zero pair to improve the stability of the CL-LDO regulator. In
Figure 4.8, the transimpedance circuit is composed of transconductances gm3, gm4,
and gm5. gmps and gmp are the transconductance of the current sensing transistor
and pass transistor, respectively. In the original implementation, the minimum load
















Figure 4.9: CL-LDO regulator with differentiator technique small-signal model.
nected at V1 instead of V2 to achieve stability at a minimum load current of 100µA. In
Figure 4.9, gmf1 and gmf2, Cf , and Rf form the differentiator circuit. Cf2 generates
a high-frequency pole for stability purposes.































Tables 4.1 and 4.2 show approximated expressions for AEA,o, ωp1, ωo, Q, ωz1, and
ωp4 for each CL-LDO regulator topology. In Table 4.1, Adif = gmf1gmf2RfR2.




























Table 4.1: CL-LDO regulator loop small signal parameters (AEA,o, ωp1, ωo)
Topologies AEA,o ωp1 ωo

























































Table 4.2: CL-LDO regulator loop small signal parameters (Q, ωz1, ωp4)
Topologies Q ωz1 ωp4
































Table 4.3 shows approximate analytical expressions for ωz1,psr, ωz2,psr, ωp1,psr, ωp2,psr,
and APSR for each CL-LDO regulator topology. Note that these EA topologies are
more complex than the ones discussed in chapter 3 and as a result -0.2 ≤ APSR ≤
1.43.
The voltage subtractor and damping factor topologies have good high frequency
PSR since their ωz1,psr is located at higher frequencies. The voltage subtractor has
very good low-frequency PSR at light loads because its APSR is approximately 1 and
high DC loop gain. The Q-reduction architecture also has excellent low-frequency
PSR because of its high DC loop gain. However, its PSR bandwidth is limited due
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Table 4.3: CL-LDO regulators PSR analytical expressions
Topologies Damping Q-Reduction Voltage Transimpedance Differentiator










































1 -0.12/-0.20 1.36/1.43 0.92/0.96 0.68/1.00 1.29/1.36
1 Results for IL = 100µA/50mA
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to the effect of the compensation capacitor CQ as shown in Table 4.3 (ωz1,psr). The
transimpedance topology has very good low-frequency PSR at light loads due its
high DC loop gain. At heavy loads, the low-frequency PSR is significantly reduced
due to its low DC loop gain. This topology has low PSR bandwidth since its ωz1,psr
is placed at very low-frequencies. The differentiator architecture has poor PSR low-
frequency performance due to its low DC loop gain. Moreover, its PSR bandwidth
is limited due to the large output impedance of the EA and the gate capacitance of
the pass transistor.
4.4 Experimental Results
For comparison, we select at least one representative architecture from each of the
three groups (Advanced Compensation, Load Transient, and PSR). To compare each
topology on the same basis, [18], [23]-[26] ( Figure 4.1(a), Figure 4.1(b), Figure 4.4(c),
Figure 4.2(b), and Figure 4.2(a)) architectures were designed in the same technology
and with the common design specifications shown in Table 4.4. [18] was designed
in 0.5µm CMOS process and its UGF was approximately 600 kHz. [23]-[26] were
designed in 0.35µm CMOS process and [23], [24], and [26] have UGFs < 850 kHz.
Thus, designing [18], [23], [24], and [26] for an approximately 500 kHz in 0.5µm
CMOS would not significantly degrade their performance. [25] was originally designed
for an UGF between 2 MHz and 10 MHz and hence its transient response might be
degraded by reducing its UGF. In terms of the input voltage, all the architectures
should be able to operate properly with 3V.
These common design specifications help to reveal the advantages and disadvan-
tages of the five CL-LDO regulator topologies based on their compensation scheme
and error amplifier topology. For example, having the same pass transistor dimen-
sions helps to compare stability, transient, and quiescent current since the capaci-
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RF1, RF2 100kΩ each (on chip)
Pass Transistor Dimensions W=36mm, L=0.6µm
Technology 0.5µm CMOS
tance at the gate of the pass transistor determines the location of the pole and slew
rate at that node, and the error amplifier’s quiescent current. Moreover, having the
same pass transistor dimensions, VIN , and VOUT helps to evaluate the CL-LDO reg-
ulator power supply rejection because all the topologies would have the same gds. In
addition, having the same RF1, RF2, VOUT , VREF , and loop UGF helps to normalize
noise performance, as the difference between all the topologies are given by the error
amplifier noise.
The CL-LDO regulators [18], [23]-[26] were compared in terms of load and line
regulation, load and line transient, power supply rejection, quiescent power consump-
tion, maximum tolerable CL not causing instability, and total on-chip compensation
capacitance. Table 4.5 summarizes the performance highlights of all topologies.
4.4.1 Quiescent Current and Stability
From Table 4.5, it can be seen that the transimpedance architecture consumes
the lowest quiescent current at IL=100µA where is most critical. This topology uses
an adaptive biasing scheme which allows good current efficiency across the entire
current range. Also, from Table 4.5, we observe that the Damping Factor and Q-
reduction topologies require the largest total on-chip compensation capacitance while
the differentiator topology requires the smallest amount to have a UGF of 500kHz
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Table 4.5: Measurement performance summary of the designs in 0.5µm CMOS technology
Topologies Damping Q-Reduction Voltage Transimpedance Differentiator
Factor [18] [23] Subtractor [24] [25] [26]
Quiescent Current(µA)1 63/60 64/60 80/100 46/170 78/80
Total On-chip CC (pF) 8 7 2.8 2.7 1.2
Maximum CL (pF) 180 190 610 450 1500
Load Transient ∆Vout(V )
2 1.026/0.650 1.134/0.325 1.207/0.345 0.962/0.289 1.207/0.281
Load Transient Settling (µs) 1.20/3.09 4.23/1.54 1.73/1.56 1.04/3.56 0.80/1.34
Load Regulation (mV/mA) 0.760 0.721 0.842 0.862 0.902
EA DC Gain (dB)1,3 79/80 85 / 87 71/63 80/46 51/53
PSR@50mA (dB) 4 -52/-50/-27 -63/-45/-20 -48/-47/-26 -46/-26/-7 -53/-36/-16
PSR@100µA (dB)4 -54/-52/-38 -66/-48/-26 -82/-62/-39 -50/-31/-11 -49/-42/-22
PSR@100µA at DC (dB)3,5 72/70 88/88 84/83 91/89 57/63
Line Transient (mV) 144/271 264/241 76/93 419/496 428/209
Line Regulation (V/V) 0.018 0.001 0.002 0.001 0.003
Output Noise SD at 100kHz (nV/
√
Hz)3 90 100 190 130 140
Integrated output noise (µVrms)
3 44 60 106 79 84
FOM1 (ps) 0.246 0.272 0.386 0.177 0.377
FOM2 8.73 17.91 1.59 8.47 0.85
1 Results for IL=100µA/50mA.
2 Worst voltage dip/surge for a load step from 100µA to 50mA / 50mA to 100µA with rise/fall times of 100ns.
3 Simulation Results, 4 PSR at 1kHz/10kHz/100kHz, 5 Vin=3.0V/3.6V.
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and be stable. The differentiator architecture has the smallest amount of on-chip
compensation capacitance when compared to the other topologies because of the
large capacitance multiplication provided by the gain of the differentiator and the
pass transistor. In addition, the differentiator architecture can tolerate the maximum
CL (1500pF) before becoming unstable. This resilience to large capacitive loads
stems from capacitive multiplication, which places the dominant pole at extremely
low frequencies.
4.4.2 Load Transient/Regulation
Figure 4.10 shows the load-transient response for all architectures. For this test,
a load-current step from 100µA to 50mA and vice versa with rise and fall times
of 100ns was performed. The input voltage VIN and load capacitance CL were 3V
and 10pF, respectively. From Figure 4.10, the voltage subtractor and differentiator































Figure 4.10: Load transient experimental results.
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architectures have the largest voltage dips for a current step from 100µA to 50mA.
The transimpedance architecture has the smallest voltage dip, and the differentiator
architecture shows the fastest settling time overall due to their additional dedicated
loops to improve the transient response. From simulations, it can be correlated
that architectures with smallest/largest voltage dips are the ones that provides the
largest/smallest current to drive the gate of the pass transistor. In all the architec-
tures with the exception of the differentiator topology, the maximum current to drive
the gate of the pass transistor is determined by the bias current of error amplifier’s
output stage. For the differentiator topology, the voltage dips can be reduced if the
value of Cf capacitor is increased. From Table 4.5, note that the damping factor and
Q-Reduction architectures present the best load regulation as well as the highest EA
DC gain. In contrast, the Differentiator and Transimpedance architectures exhibit
the worst load regulation and the lowest EA DC gain at IL = 50mA. These ob-
servations confirm the relationship between load regulation and EA DC gain shown
in (3.5), the higher the EA gain, the better the load regulation and vice versa.
4.4.3 PSR
Figure 4.11 shows the PSR versus frequency for all the architectures at IL =
100 µA. The voltage subtractor architecture [24] has the best PSR performance
because its APSR is close to 1 and high loop gain from its three gain stages. The Q-
reduction [23] architecture has limited PSR bandwidth because of the compensation
capacitor CQ. Oppositely, the transimpedance [25] and differentiator [26] architec-
tures show the worst PSR performance. The differentiator architecture only has low
DC loop gain and its PSR bandwidth is limited due to the large output impedance
of the EA and the gate capacitance of the pass transistor. As a result, its PSR is
degraded. In this topology, the low-frequency PSR can be improved by increasing
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the EA DC gain.





































Figure 4.11: PSR measurement results for IL=100µA.
Figure 4.12 shows the PSR versus frequency for all the topologies at IL = 50mA.
As can be seen from Figure 4.12, the Q-reduction technique shows the best PSR
from 1kHz to 4kHz due to its high DC loop gain. The damping factor and voltage
subtractor topologies present the best PSR from 5kHz to 300kHz. Observe that the
PSR of the voltage subtractor degrades at low frequencies for IL = 50mA compared to
the case when IL = 100µA because its low-frequency loop gain is lower at IL = 50mA.
The transimpedance and differentiator techniques show the worst PSR performance
due to its low DC loop gain at IL = 50mA.
4.4.4 Line Transient/Regulation
Figure 4.13 shows the line transient response for all architectures. For this test, a
voltage step at VIN from 3.0 V to 3.6 V and vice versa with rise and fall times of 600ns
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Figure 4.12: PSR measurement results for IL=50mA.
was performed. The load current IL and a load capacitor CL were set to 100 µA
and 10pF, respectively. In Figure 4.13, the voltage subtractor architecture has the
best line transient response. This result should not be surprising since having good
high-frequency PSR typically translates into good line transient as shown in 3.9.
For an input voltage step from 3.0 V to 3.6 V at the input, the transimpedance
technique has the largest voltage surge. For an input voltage step from 3.6 V to 3.0
V, the transimpedance and differentiator architectures have the largest voltage dips.
These results make sense because both techniques have poor high-frequency PSR
performance, which typically translates to poor line transient performance as shown
in (3.8).
From Table 4.5, note that the transimpedance and Q-Reduction architectures
have the best line regulation for IL = 100µA as well as the best PSR at DC. The
Differentiator and Damping Factor architectures have the worst line regulation per-
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Figure 4.13: Line transient experimental results.
formance and the worst PSR at DC. Thus, these results are consistent since often
better PSR corresponds to better line regulation as shown in (3.10).
4.4.5 Noise
Figure 4.14 shows the output noise spectral density simulation results for all the
topologies. These results were obtained for a load current of 50 mA and it can be
observed that the flicker noise dominates. Table 4.5 summarizes the integrated out-
put noise from 10 Hz to 100kHz and the output noise spectral density at 100kHz
results from all the architectures. The error amplifier’s first stage transistors are
the main noise contributors in the Q-reduction, transimpedance, voltage subtractor,
and damping factor architectures and the current amplifier’s devices (transistors and
resistor) are the main noise contributors of the differentiator topology. In general, as
can be seen in Table 4.6, the best (damping-factor/Q-reduction) and worst (voltage
subtractor) noise performances correspond to the topologies with the largest and
smallest input differential-pairs, respectively. Although the differential-pair dimen-
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sions of the differentiator are larger than transimpedance topology; the differentiator
architecture has larger output noise because the output noise in the differentiator











































Figure 4.14: Output noise spectral density simulation results.







where CL = 10pF and Iq,max and IL,max are the maximum quiescent and load cur-
rent, respectively. The smallest FOM1 indicates the best regulator. To include the
contribution of the PSR, maximum CL, and total on-chip compensation capacitance








· 10(PSR(dB)/20) · 107 (4.4)
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Table 4.6: Differential pair area (W·L) for each selected topology
Architecture W·L (µm2) Integrated output noise (µVrms)
Q-reduction 57.60 60
Differentiator 13.32 (1.8/3.6)1 84
Transimpedance 8.00 79
Voltage Subtractor 6.44 106
Damping Factor 96.48 44
1 W·L for (gmf1/gmf2) transistors.
Table 4.7: CL-LDO qualitative features
LDO Topology Best Performance Second Best Characteristic
Damping Factor Heavy load PSR, Low output noise Light load PSR, Low IQ
[18] Load Transient ∆Vout
Q-Reduction Line regulation, Load regulation Low output noise, Low IQ
[23]
Voltage Subtractor Line Transient, Light Load PSR Heavy Load PSR,
[24] Maximum CL
Transimpedance Load Transient ∆Vout, Line regulation, Small Compensation
[25] Low IQ Capacitance
Differentiator Load Transient Settling, Maximum CL,
[26] Small Compensation Capacitance
For the FOM2 calculation, we use the PSR at 100kHz for IL=50mA. The smallest
FOM2 indicates the best regulator. Table 4.7 succinctly summarizes the CL-LDOs
regulators [18], [23]-[26] key qualitative characteristics.
4.5 Conclusion
A comparative study of illustrative CL-LDO regulator architectures has been
presented. All the architectures were designed using 0.5µm CMOS technology and
compared in terms of line and load regulation, PSR, line and load transient, total
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on-chip compensation capacitance, and quiescent power consumption. There is not
a single CL-LDO regulator architecture that outperform all the other for a set of
specifications. Trade-offs between the architecture and performance are very much
application-dependent. Key design issues for capacitor-less LDO regulators have
been addressed.
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5. FUNDAMENTALS OF INDUCTOR SWITCHING DC-DC CONVERTERS
5.1 Introduction
Inductor switching DC-DC converters are very important in battery powered
applications due to their high efficiency and their capability to generate DC output
voltages larger or lower than the input voltage. We will refer to them as DC-DC
switching converters for the rest of this dissertation.
In this section, isolated and non-isolated DC-DC switching converters are intro-
duced. Buck converter basics such as operation modes, output filter components
selection, and efficiency are also discussed. Some of the main control schemes are
introduced and compared. In addition, practical design considerations for the in-
tegrated circuit building blocks and printed circuit board in buck converters are
included.
5.2 Non-Isolated versus Isolated DC-DC switching converters
DC-DC switching converters can be classified into non-isolated and isolated topolo-
gies. The difference between both topologies stems from the fact that in isolated ar-
chitectures, DC isolation between the input and output is typically achieved with a
transformer [3]. In some isolated topologies (i.e., flyback converter), multiple DC out-
put voltages can be obtained by adding additional secondary windings and circuitry.
Moreover, for large step-up or step-down convertion ratios, very good performance
can be achieved [3]. Nevertheless, isolated architectures are typically more expensive
and occupy more area than non-isolated topologies due to the transformer.
Some examples of non-isolated topologies are: buck, boost, buck-boost, cuk,
sepic, and zeta converters. These converters consist of one switch, one diode, in-
ductors, and capacitors. Buck, boost, and buck-boost are implemented with one
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inductor while cuk, sepic, and zeta converters require two inductors [3]. These com-
ponents are interconnected in different ways to generate an output voltage smaller
or larger than the input voltage. For example, a buck converter generates a smaller
output voltage than input voltage, while a boost converter generates a larger output
voltage than the input. Boost, cuk, sepic, and zeta converters can generate out-
put voltages smaller or larger than the input voltage. Isolated topologies include:
flyback, forward, push-pull, half-bridge, and full-bridge converters [3].
5.3 Buck Converter Operation
The buck converter is a step down DC-DC converter, and it is probably the most
popular DC-DC converter today. One common application of buck converters is in
chargers for portable electronics such as cellular phones, MP3 players, electronics
book readers, etc. For example, in cellular phone car chargers, they are used to
step down with high effienciency from 12V car’s battery to 5V to charge the cellular
phone. This task can be also performed using a linear regulator (see section 3) but
with an efficiency smaller than 50 %.
The buck converter can be classified as asynchronous and synchronous based on
how the power stage is implemented. An asynchronous buck converter consists of
a MOSFET (Mp), a diode (Dn), an inductor (L), and a capacitor (C) as shown in
Figure 5.1 (a). The synchronous topology is almost identical to the asynchronous one,
but the diode is replaced with a NMOS transistor (Mn) as shown in Figure 5.1 (b).
The synchronous topology typically presents higher efficiency at heavy loads than the
asynchronous topology because the losses due to the on-resistance ofMn are typically
smaller than the ones of diode Dn [45]. Nevertheless, the synchronous topology
requires a more complicated drive circuitry to avoid turning on both transistors at














Figure 5.1: Buck converter in (a) asynchronous (b) synchronous.
The operation of buck converters can be classified under two categories: Continu-
ous Conduction Mode (CCM) and Discontinuous Conduction Mode (DCM). In CCM
operation, the current flowing through the inductor is continuous during a switching
period as shown in Figure 5.2(a). In DCM operation, the current flowing through
the inductor clips at zero during a portion of the switching period as shown in Fig-
ure 5.2(b). DCM operation typically occurs for large inductor current ripple, small
load current, and current-unidirectional switches [3]. In CCM, the output voltage of
the buck converter can be expressed as:
VOUT = D · VIN (5.1)









Figure 5.2: Buck converter operating in (a) continuous conduction mode (CCM) (b)
discontinouos conduction mode (DCM).
output voltage of the buck converter can be expressed as [3]:










Equation (5.2) is valid for K < Kcrit = (1−D). Figure 5.3 shows M(D,K) versus D
for different K values, where M(D,K) = VOUT/VIN . Notice that for K < Kcrit the
effect of DCM operation causes VOUT to increase when compared with K = 2Kcrit
(CCM case).
Table 5.1 summarizes the main advantages and disadvantages of a buck converter
operating in CCM and DCM for constant switching frequency. As can be seen, a
buck converter operating in CCM achieves smaller ripple, lower output impedance,
higher efficiency, and lower peak current than in DCM for a given load current [3].
However, a buck converter operating in DCM behaves as a single-pole system which
simplifies the compensation. Area can be also reduced in DCM operation since the
required output filter inductance value is smaller than in CCM at the expense of
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Figure 5.3: Buck converter’s voltage conversion ratio (VOUT/VIN) versus D for dif-
ferent K values.
Table 5.1: CCM versus DCM
Advantages Disadvantages
CCM VOUT is load independent, smaller ripple, Larger inductance (L),
lower output impedance, higher efficiency, second-order system
Lower peak current
DCM Smaller inductance (L), VOUT is load dependent,
first-order system higher output impedance,




5.4 Buck Converter Output Filter Component Selection
5.4.1 Output Inductor
The value of the output filter inductance is typically chosen based on the current
ripple specifications. Assuming CCM operation, the output filter inductance can be
expressed as [3],
L =
D · (VIN − VOUT )
2∆iLfs
(5.3)
where ∆iL and fs are the peak current ripple and switching frequency, respectively.
Inductors are not ideal components with only inductance, they have a parasitic DC
resistance (DCR) that affects the DC-DC converter performance. This parasitic
resistance degrades the efficiency performance, which will be demonstrated later
in section 5.5.1. Nevertheless, it can be used to sense the inductor’s current in
buck converters implemented with current mode control as will be shown later in
section 5.6.2.4 [47]. Assuming a unidirectional switch, L < ((1 − D)· RL)/(2fs) is
required to operate in DCM.
5.4.2 Output Capacitor
The value of the output capacitor is usually determined by the voltage dips/surges
(∆ VOUT ) specifications during load transient (∆IL) and output voltage ripple spec-
ifications (∆vout) in steady-state. Figure 5.4 shows the output voltage and load
current waveforms during a load transient event.
Assuming CCM operation, the value of the output capacitor based on output

















Figure 5.4: Buck converter (a) output voltage and (b) load current waveforms during
a load transient event.
The voltage dip/surges can be estimated using the equivalent circuit for the buck
converter shown in Figure 5.5. where it is assumed that the feedback loop does not
react fast enough to a sudden load change and as a result, the output impedance is
determined by the output capacitor. Hence, the voltage dip/surge (∆ VOUT ) during
load transient can be approximated as:
∆VOUT ∼= ∆VESR +∆VC = ∆IL · t1
C
+RESR ·∆IL (5.5)
where t1 and ∆ IL are the loop reaction time and the load current step, respectively.


















Feedback loop does not react fast 
enough to a sudden load step
Figure 5.5: Equivalent buck converter for load transient analysis.
of the crossover frequency or unity gain frequency of the loop assuming that the
system is not slew rate limited. From (5.5), the value of the output capacitor based
on load transient specifications can be written as:
C =
∆IL · t1
∆VOUT −∆IL · RESR (5.6)
Hence, the larger of the two calculated capacitor values using (5.4) and (5.6) must be
chosen to meet both voltage ripple and load transient specifications. For instance,
for VIN = 1.8 V, VOUT = 0.9 V, L = 4.7 µH, fs = 1 MHz, RESR = 20 mΩ, fc =
100 kHz (t1 ≈ 1/(2pifc)), ∆vout = 4 mV, and ∆VOUT = 100 mV. Finally, (5.4) and
(5.6) yield 1.5 µF and 5.7 µF, respectively. Hence, an output capacitor of 5.7 µF or
closest standard capacitor value should be chosen to meet both specifications.
5.5 Efficiency in Buck Converters
The buck converter can ideally provide an efficiency of 100%. Nevertheless, losses
due to non-ideal switches and passives components degrade the efficiency. Moreover,
the required power to operate the controller reduces the efficiency even further. These
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power losses can be classified as: conduction (Pc), dynamic (Pdyn), gate drive (Pgdrv),





















Quiescent power losses (PQ)
Figure 5.6: Buck converter power losses sources.
The total power losses are given by:
Plosses = Pc + Pdyn + Pgdrv + Pbody + PQ + Pshort (5.7)
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5.5.1 Conduction Power Losses
The conduction power losses Pc in CCM for a syncronouos buck converter are
given by:












Resistors Ron,p and Ron,n represent the on-resistances of the PMOS (Mp)and NMOS
(Mn) power transistors (see Figure 5.1 (b)), correspondingly. The first term of (5.8)
represents the losses due to the PMOS transistor; the second term represents the
loss due to the NMOS transistor, and the third term represents the loss due to the
parasitic resistance of the inductor. For a typical inductor current ripple of ∆ iL =
0.2·IL,avg, the actual conduction losses increase only by 1.33%; hence, IL,avg ∼= IL,rms
for small ∆iL. As can seen from (5.8), the conduction losses can be reduced if the
value of Ron,n, Ron,p, and DCR are minimized. The conduction losses are particularly
dominant at heavy loads (large IL). In the case of an asynchronous buck converter,
the conduction power losses can be written as:
Pc = D · Ron,p · I2L,avg + (1−D) · Vdiode · IL,avg +DCR · I2L,avg (5.10)
where Vdiode represents the forward bias voltage of the diode. Notice that using a
diode with small forward bias voltage such as a Schottky diode reduces the conduction
losses [45].
When operating with low duty cycle at heavy loads, the low side device (Mn or
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Dn) is conducting for a larger portion of the period than the high side device (Mp); as
a result, its power losses are critical. In this condition, a synchronous buck converter
typically achieves higher efficiency than an asynchronous buck converter because the
losses due to the on-resistance of Mn are smaller than the ones of Dn [45]-[46]. On
the other hand, when operating at high duty cycles and light loads, an asynchronous
buck converter may provide higher efficiency than a synchronous one because the
losses due to switching of the low-side power transistor (Mn) and associated driving
circuitry may be larger dominate than the diode ones [46].
5.5.2 Dynamic Power Losses
The dynamic power losses are due to switching behavior of the power transis-
tor [45]-[46] and are given by:
Pdyn = 0.5 · VIN · IL,avg · (tr + tf ) · fs (5.11)
where tr and tf are the duration of the turn on and off transitions of the MOSFET,
respectively. In [48], a buck converter with an auto-selectable-frequency technique is
proposed. This technique reduces fs at light loads to improve the efficiency by 27%.
5.5.3 Gate Drive Power Losses
The gate drive power losses are typically critical at light loads and determined
by the required power to drive the gate of the power transistor, and they are given
by [49]:
Pgdrv = CGATE · fs · V 2GS (5.12)
where CGATE and VGS are the gate capacitance and gate-to-source voltage of the
MOSFET, respectively. These losses can be minimized by reducing CGATE, fs,
and/or VGS. In low power applications, VGS is approximately VIN .
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A buck converter with a gate charge modulation and recycling technique is pro-
posed in [50]. This topology reduces the drive loss and as result improves the ef-
ficiency by 5 % at light loads. In [51], a buck converter is proposed to reduce the
switching losses by reducing the effective input voltage supply at light loads. This
technique reduces both dynamic and gate drive power losses. An efficiency improve-
ment of up to 20 % is achieved at light loads.
5.5.4 Body Diode Power Losses
In a synchronous buck converter, a non-overlapping time (tno) is added to the
power FETs driver to avoid shoot-through current. Nevertheless, during the non-
overlapping time when both transistors (Mp and Mn) are off, the body diode of Mn
is conducting. The power loss due to this body diode is given by [45]:
Pbody = 2 · Vbody · IL,avg · tno · fs (5.13)
where Vbody is the forward bias voltage of the body diode. For example, for Iavg =
500 mA, fs = 1 MHz, Vbody = 0.7 V, and tno = 5 ns, the power loss due to the body
diode is 3.5 mW.
5.5.5 Quiescent Power Losses
The quiescent power loss (PQ) is basically the minimum required power by the
controller to operate properly and is given by [46]:
PQ = VIN · IQ (5.14)
where IQ is the quiescent current. PQ is particularly important at very light loads
or idle mode.
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5.5.6 Short Circuit Power Losses
Short circuit power losses Pshort occur when the high side (Mp) and low side (Mn)
power transistors in a synchronous buck converter are ON at the same time. The
power transistors may be damaged if this event occurs. The short circuit current is
greatly minimized using a non-overlapping circuit to avoid the occurrence of both
transistors conducting at the same time. The non-overlapping time needs to be large
enough such that the power loss due to the short circuit current is absent but small
enough such that the power loss due to the time that the body diode of the low-side
power transistor conducts does not affect the efficiency performance.








where Pi and Po are the input and output power losses, respectively. Typically, the
efficiency is higher at heavy loads and lower at light loads.
5.6 Main Control Schemes
Buck converter voltage regulators operate in closed loop fashion to minimize the
effect of load perturbations and/or input voltage variations, which could affect the
output voltage [3]. However, this closed loop operation makes the buck converter
stability a concern. In this section, we discuss the main control schemes: voltage
mode pulse width modulation (PWM), current mode PWM, hysteretic control, slid-
ing mode control, and digital control.
5.6.1 Voltage Mode PWM Compensation
Figure 5.7 shows the closed loop block diagram of a voltage mode PWM buck
converter which includes a compensator, a carrier signal generator, a comparator, a
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Carrier signal generator 
Comparator
VSW
Figure 5.7: Block diagram of a buck converter with voltage mode PWM control.
This system operates as follows: If Vea is larger than the carrier signal voltage
(e.g. VOUT < VREF ), then Vc turns on and off Mp and Mn, respectively. This effect
causes the inductor current to increase and as a result VOUT also increases. The
opposite effect would occur if Vea is smaller than the carrier signal voltage (e.g.,
VOUT > VREF ).
When analyzing the stability of the loop, the combination of the carrier signal
generator, comparator, and power stage is typically referred to as the modulator,
and its gain is often assumed to be constant (VIN/Vs) [52]-[53].







Figure 5.8: Buck converter’s output filter with parasitics.






LCs2 + (RESR +RDCR)Cs+ 1
(5.16)
Hence, the overall open loop transfer function of the buck converter without com-




· sCRESR + 1





























Because the term (RESR + RDCR)C is usually small, the loop can be approximated




and a zero at ωz = ωESR
1/(RESRC). Figure 5.9 depicts the Bode plot of the open loop transfer function.
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Figure 5.9: Open loop Bode plot without compensation block.
the gain starts to roll off at -40dB/decade and the phase quickly reaches -180◦. If
RESR is very small, which is typically the case for load transient and output ripple
voltage specifications, ωESR is located at high frequencies and it does not help to
compensate the loop. Thus, this system has poor phase margin and low DC-gain.
A compensator is necessary to boost the loop phase margin to counteract the effect










A Type-I voltage mode compensator (an integrator) can be used to stabilize
the loop. This compensation scheme is simple since it only requires a resistor, a
capacitor, and an amplifier. However, the loop crossover frequency must be smaller
than fLC to guarantee good phase margin; and as a result, poor transient response







Figure 5.10: Type-I compensator implementation.







This transfer function has one low-frequency pole. The transfer function of the

















, ωp2 ∼= ωp0Ao = GB (5.22)
Parameters Ao, ωo, and GB are the DC gain, dominant pole, and gain bandwidth
product of the amplifier. Figure 5.11 illustrates the Bode plot for (5.21). Notice that
























Figure 5.11: Type-I compensator Bode plot.
5.6.1.2 Type-II Compensation
A Type-II voltage mode compensator is another option in buck converters; how-
ever, the equivalent series resistance (RESR) of the output filter capacitor must be
relatively large to generate a low-frequency zero, given by fESR = 1/(2piRESRC), to
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provide phase boost to achieve stability. Figure 5.12 shows a Type-II compensator






























This transfer function has one low-frequency zero, one low-frequency pole, and one
high-frequency pole. The transfer function of the system for a non-ideal amplifier




































, ωp3 = ωoAo = GB (5.26)
Figure 5.13 illustrates the Bode plot for Type-II compensation network with
non-ideal amplifier. In Figure 5.13, it was assumed that ωp3 was located at high
frequencies and its effect was neglected. There are different approaches on where
to place the low-frequency zero and high frequency pole [52]-[53]. For instance, the
procedure suggested in [52], places the zero at half fLC and the high frequency pole




















Figure 5.13: Type-II compensator Bode plot.
over temperature, and stability could be degraded. Moreover, having a large RESR
would increase the output voltage ripple as well as the amplitude of the voltage dips
and surges during load transient events as shown in (5.6).
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5.6.1.3 Type-III Compensation
Type-III compensation is typically used to increase the crossover frequency be-
yond fLC (but, it is limited to one-fifth of the switching frequency (fs) due to the
sampling effect). Type-III is also used to improve the phase margin in applications
where fast transient response and an output filter capacitor with small RESR are re-
quired [54]. The conventional Type-III compensation network shown in Figure 5.14









Figure 5.14: Conventional Type-III compensation.













































This transfer function has two low-frequency zeros, one low-frequency pole, and two
high-frequency poles. The transfer function of the system for a non-ideal amplifier

























































, ωp4 = Aoωpo. (5.30)



















z1 z2 p2 p3p1
Figure 5.15: Conventional Type-III Bode plot.
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In Figure 5.15, it is assumed that ωp3 is located at high frequencies, and its
effect is neglected. The zeros compensate for the phase lag of the output filter’s
complex poles. Large capacitors and resistors are often required to generate these
low-frequency zeros, and a high-bandwidth amplifier is required to avoid misplace-
ment of the high-frequency poles. There are different approaches on where to place
the two low-frequency zeros [52]-[53]. For instance, the procedure suggested in [52]
places one zero at fLC and the other one at half fLC . The two high frequency poles,
ωp2 and ωp3, are placed at fs/2 and fESR, respectively. The guidelines for placing
the poles and zeros in [52] give the following instruction:
1. Select a value for R1.
2. Select a gain (R2/R1) that shifts the open loop gain up to achieve the desired
crossover frequency. This allows the crossover frequency to occur in the fre-
quency range that the Type-III compensator has its second flat gain. This can












4. Calculate C1 by placing pole fp2 at fESR:
C1 =
C2
2piR2C2fESR − 1 (5.33)












5.6.2 Current Mode PWM Compensation
5.6.2.1 Peak Current Mode
Figure 5.16 shows a simplified block diagram of a buck converter with peak current






















Figure 5.16: Buck converter with peak current mode control block diagram.
slow outer loop (voltage loop). Notice that Vi is proportional to the inductor current,
and it generates the carrier signal for PWM.
The operation of this compensation scheme can be described as follows: At the
beginning of each cycle the clock signal (CLK) sets the SR-latch (Q=1, Qb = 0) to
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turn on and off Mp and Mn, respectively. This effect causes the inductor current to
increase. When Vi = Vea, Vc resets the SR-Latch (Q=0, Qb = 1) to turn off and on
Mp and Mn, correspondingly. This makes the inductor current to decrease.
One advantage of current mode PWM over the conventional voltage mode PWM
is the line transient performance. This is due to the fact that the carrier signal Vi
during the on-time of Mp is proportional to VIN (i.e., VIN -VOUT ) and it provides a
pseudo feed-forward path [55].
Another advantage of current mode PWM over voltage mode PWM is that the
output filter transfer function behaves as a single pole (1/(RLC)) in the region of
interest [3]. This simplifies the compensation block (H(s)) when compared with Type-
III compensation scheme in voltage mode. In current mode, an H(s) implementation
with one zero can stabilize the loop. A typical implementation of the compensator








Figure 5.17: A typical compensation implementation of H(s) for current mode con-
trol.
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Ro represents the output resistance of the operational transconductance amplifier.
This transfer function has one low-frequency pole (ωp1) and one zero (ωz1). Typically,
ωp1 defines the dominant pole of the loop and ωz1 cancels or minimizes the effect of
the output filter pole (1/RLC).
One drawback of peak current mode control is that when D > 0.5, the converter
suffers from subharmonic oscillation [3]. This effect is explained in [3], and it can
be solved by adding a compensating slope. This compensation slope complicates the
design and increases the quiescent power consumption. Another disadvantage is the
noise sensivity, particularly if the inductor ripple current is small [56].
5.6.2.2 Current Sensing Techniques
In this section, several current sensing techniques are presented. Current sensing
techniques can be used to measure the inductor current for current mode control or
over-current protection [57].
5.6.2.3 Series Sense Resistor
The series sense current sensing method is shown in Figure 5.18. If the value of
Rs is known, the inductor current can be measured by sensing the voltage across the
resistor (Vs). The accuracy of Rs determines the accuracy of this method. An exces-
sively small value of Rs could be comparable to parasitic board/package resistances,










Figure 5.18: Series sense resistor.
overcome the input referred offset of the sense amplifier for practical reasons [57].
Nevertheless, a very large value of Rs would degrade the efficiency of the system
since it has the same effect as the DCR of the inductor. This method is undesirable
in low-voltage high-current applications where conduction losses are critical.
5.6.2.4 Filter Sense Inductor
In this technique, an RC filter is placed in parallel with the inductor as shown in
Figure 5.19. The voltage across the inductor (VL) is given by:































Figure 5.19: Filter sense the inductor.
If the pole 1/(RcCc) is placed at the same frequency of the zero (DCR/L), then Vc
is proportional to IL:
Vc = IL ·DCR (5.39)
This technique is popular because it is relatively lossless when compared with the
sense series resistor technique and has good accuracy [47]. A drawback of this tech-
nique is that the values of DCR and L need to be known, to select the values of Rc
and Cc properly. In addition, it is difficult to have an integrated version of this tech-
nique due to the size of Rc and Cc and the required tolerance of the components [57].
5.6.2.5 Sense Fets
Figure 5.20 shows the sense FET current sensing technique. In this technique,
a current sensing transistor Ms is placed in parallel with the power transistor Mp.
Notice that both transistors share the gate and source, and the effective width of
























Figure 5.20: Sense Fet method.
larger than 100 to minimize the quiescent power consumption for large Ip. Amplifier
As is added to make Vsw = Va to minimize channel length modulation and improve
current mirror accuracy. The stability of the loop needs to be guaranteed for this
technique to operate properly. Moreover, the loop bandwidth should be large enough
to include the high frequency components of Ip. Hence, voltage Vs is proportional to
Ip:






This particular implementation only contains the positive slope information of the in-
ductor current and hence, it is useful for peak current mode control and over-current
protection. If both slopes of the inductor current are required, another sense tran-
sistor can be added in parallel with Mn to obtain the negative slope of the inductor
current [51], [58]. This technique is appropiate for an integrated implementation.
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5.6.3 Hysteretic Compensation
Hysteretic compensation is also known as bang-bang control [59]. A block di-
agram of a buck converter with hysteretic voltage mode control is illustrated in


























Figure 5.21: Block diagram of a buck converter with hysteretic compensation.
not require resistors or capacitors for compensation. Moreover, this topology does
not use the amplifier and carrier signal generator utilized in PWM topologies. This
significantly reduces the quiescent power and as a result, this architecture can achieve
high efficiency at light loads [59]. In addition, this compensation scheme can react
to load transient events in the same cycle that they occur [60]. One drawback of
this compensation is that fs is variable. This variation in fs makes electromagnectic
interference (EMI) shielding in electronics equipment difficult [61]. The operation of
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this system can be described as follows: if Vo > VH , then Vo is discharged by turning
off Mp and turning on Mn. If Vo < VL, then Vo is charged by turning on Mp and
turning off Mn. Hence, Vo is always between VH and VL, and the average value of Vo
is VL + (VH-VL)/2. Assuming that output voltage ripple (∆vo) is only due to RESR,
∆vo = VH − VL = RESR ·∆iL (5.41)
where
∆iL =
(Vi − Vo) Vo
ViLfs
(5.42)
From (5.41) and (5.42), fs is found to be:
fs =
Vo (Vi − Vo)RESR
ViL(VH − VL) (5.43)
where (VH - VL) is the hysteresis window of the comparator. As can be observed
the switching frequency depends on the output filter components, input and output
voltage, and hysteresis window. Also, notice that the switching frequency is propor-
tional to RESR. This could be an issue since typically capacitors with small RESR are
required for load transient purposes but this makes fs very low. Equation 5.43 does
not include the effects of the C, equivalent series inductance (ESL), or the delay due
to the comparator and drivers on the output voltage ripple. These effects complicate
fs estimation and control [62]. A modified hysteretic controller has been proposed
in [60] to minimize the dependency of fs on the output capacitor and its parasitics
(RESR, ESL). Nevertheless, this technique increases the cost of the system since it
requires two additional capacitors and a resistor. A possible implementation of the
hysteretic comparator is shown in Figure 5.22 [59]. Signal Q is used to control the
power transistors. If VIN > VH , then Sbar = 0, Rbar = 1, and Q = 1. If VL < VIN <
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VH , then Sbar = 1, Rbar = 1, and Q = Qprev. Finally, if VIN < VL, Sbar = 1, Rbar =








Figure 5.22: Hysteretic comparator.
5.6.4 Sliding Mode Control Compensation
Sliding mode control (SMC) was first proposed in the 1950’s in the Soviet Union.
SMC is mostly used in systems with variable structures. Switching converters are
examples of systems with variable structures because during each subinterval of oper-
ation, the differential equations describing the system change. Sliding mode control
provides rejection to external perturbations, robustness to parameter variations, and
relatively simple implementations [63]–[66]. Figure 5.23 depicts the block diagram
of a buck converter implemented with sliding mode control.
The converter is a tracking system that minimizes the voltage error (Ve = VREF -
VOUT ) with the sliding mode controller. Notice that this topology does not require
the carrier signal generator utilized in PWM topologies and as a result, area and
quiescent power consumption are reduced.
The design of the sliding mode controller is based on the state variables of the

























Figure 5.23: Block diagram of a buck converter implemented with sliding mode
control.
filter and the power switches are used for the analysis. In Figure 5.24, two different
structures can be observed during one cycle of operation.
During the first subinterval (Figure 5.24 (a)), Mp is closed andMn is open, hence
VSW = VIN . During subinterval II (Figure 5.24 (b)), Mp is open and Mn is closed,
thus VSW = GND. The SMC generates a control function, i.e., control law/switching
function (SF), to stabilize the system. The control function makes the system switch
between its different structures until the system reaches its sliding equilibrium point
(SEP) [64]-[66]. The buck converter is designed to have an SEP is given by:
SEP = (VREF , IOUT ) (5.44)
For example, Figure 5.25 shows the phase portraits for both structures when VREF















Figure 5.24: Subintervals in a buck converter (a) subinterval I (b) subinterval II.
structure I in Figure 5.24(a). This portrait represents the trajectories of the dynamic
system modeled when VSW = VIN . Each trajectory represents the motion of the state
space variables vC2 and iL2 in the phase plane. Even though structure I converges to
a stable focus equilibrium point [64]-[66], it does not converge to the desired SEP (0.9
V, 50 mA). Similarly, the phase portrait in Fig. 5.25 (b) corresponds to structure II,
in Figure 5.24 (b), when the VSW = GND. As in the previous case, structure II does
not converge to the SEP. Therefore, a controller is necessary because the SEP is never
reached. By designing an appropiate SMC, the SF will make the system to toggle
between both structures, creating a sliding surface. In other words, regardless of the
initial conditions, the dynamics of the system would move toward the sliding surface
until they hit it. Once there, the system will slide in direction of the equilibrium
point. Figure 5.26 illustrates the phenomenon.
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Figure 5.25: Phase portraits of VOUT (a) phase portrait of structure I and (b) phase
portrait of structure II.
The SF of the sliding mode controller is defined as:
S(Ve, s) = (1 + αs)Ve(s) (5.45)
where α is calculated to meet the Hurwitz stability criterion and to guarantee a
smooth and fast transient response [64]-[66].
In general, for a kth-order system, sliding mode theory requires a (k − 1)th-order
controller [63]-[66]. Since the buck converter is modelled as a second-order system,
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Figure 5.26: Phase portrait of the controlled system trajectories of VOUT under
sliding-mode operation.
the controller dynamics are defined by a first-order equation. The switching function
is defined as the sum of Ve and its derivative multiplied by a constant. The system
can be proved to be asymptotically stable [63]-[66] since the sliding equilibrium point
is a stable node with an eigenvalue that is real and negative. The SMC would make




VIN when s(Ve, t) > 0
0 when s(Ve, t) < 0
(5.46)
5.6.5 Digital Control Compensation
Digital PWM control has several advantages over analog control such as: ro-
bustness to parameter variations, programmability, and reduction or elimination of
external passive components for compensation, and calibration [67]. Figure 5.27
shows a block diagram of a buck converter with digital PWM control. As can be
seen from Figure 5.27, digital PWM control consists of an analog to digital converter
























Figure 5.27: Block diagram of a buck converter with digital control.
operates as follows: The voltage error, Ve = VREF -VOUT , is sampled and converted
to a digital error signal e[n] by the ADC. Then, the digital filter calculates the digital
duty-cycle dc[n] command, and the DPWM generates a signal with the desired fs
and duty cycle to control the power stage.
There are some challenges in the implementation of a digital PWM control; for
example, the ADC conversion time should be in the order of 100 ns for switching
frequencies in the MHz range [67]. In addition, an ADC with a resolution of 6 bits
or more is typically required to achieve good voltage regulation. An ADC with this
kind of performance could consume more power and chip area than the entire analog
controller. Delay-line based windowed ADC has been proposed to tackle the power
consumption issue [68]. The resolution of the DPWM must be higher than the one of
the ADC to avoid limit-cycle oscillations and as a result, high power consumption is
typically required in the DPWM. A survey of possible DPWM implementations for
digital control of switching DC-DC converters is offered in [69]. In general, a buck
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converter implemented with digital PWM control consumes higher power than one
implemented with analog control [70].
5.6.6 Compensation Scheme Summary
Table 5.2 summarizes the advantages and disadvantages of each compensation
scheme presented in this section.
Table 5.2: Summary of advantages and disadvantages of the different compensation
schemes
Compensation scheme Advantages Disadvantages
Voltage Mode PWM Constant fs, predictable EMI, Area by compensation components,
(Type-III) good load transient response, Complicated compensation
predictable performance
Current Mode PWM Inherent current protection, Sub-harmonic oscillation for D > 0.5,
(Peak) good transient, first-order Noise sensitivity for small inductor
system, simpler compensation current ripple and light loads,
constant fs complexity
Hysteretic Fast transient response, no Variable fs, Unpredictable EMI,
passive compensation components,
small quiescent power
Sliding Mode Fast transient response, few Variable fs, Unpredictable EMI
passive compensation components,
small quiescent power
Digital Robustness to parameter Quiescent power consumption,
variation, programmability, area
reduction or elimination of
external passive components,
calibration
5.7 Multiphase Interleaved Buck Converter
Figures 5.28 shows the block diagram of a multiphase interleaved buck con-
verter [71]. A multiphase buck converter combines N number of individual buck
converters with phase shift in parallel with common input and output connections.
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The main advantage of multiphase buck converters is the output current ripple re-
duction which consequently decreases the output voltage ripple. This allows the use
of smaller inductance to improve load transient performance [72] since smaller in-
ductors provide a higher output current slew rate (di/dt = VL/L), where VL is the
inductor voltage. It also reduces the value of the required output capacitance [72]-























Figure 5.28: Multiphase interleaved buck converter.
such that adjacent phases are shifted by 360◦/N as shown in Figure 5.28. The output

















where N and m are the number of phases in the buck converter, and the maximum
integer that does not exceed product N · D, respectively.
Figure 5.29 shows the output current ripple versus duty cycle for different N
values.





















Figure 5.29: Output current ripple versus duty cycle for different N values.
Notice that if D is a multiple of 1/N , complete output current ripple cancellation
can be achieved. For the same IOUT , the power rating of the power transistors
and inductors in an N-phase converter can be reduced by N when compared with a
one-phase converter.
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5.8 Practical Design Considerations for Switching Converters
In this section, key design considerations for buck converters in practical imple-
mentations, such as building blocks design and integrated circuit layout techniques,




Figure 5.30 shows the transistor level implementation of a popular hysteretic
comparator in the literature [74]. The first stage (M1-M3) has a source-coupled
differential pair with positive feedback to achieve high gain. The gain of this stage


















For (5.49) to be valid, parameter α must be greater than 1. The second-stage(M4-
M5) provides additional gain (2gm4/(gds4 + gds5)) and class-AB driving capability.
The inverter chain (M7-M10) is used to achieve rail-to-rail output swing.
The comparator must also achieve minimum propagation delay and low input
offset. A propagation delay in the order of several ns for switching frequencies below
1 MHz is acceptable [74]. In addition, the comparator input common mode range
must match the output common mode range of the compensator. Another common



















Figure 5.30: Transistor level of the comparator.
Notice that this comparator consists of a two-stage amplifier (M1-M5) without
compensation and an inverter chain (M6-M9) as output stage to provide rail-to-rail
output swing. More details about this comparator can be found in [76].
5.8.1.2 Carrier Signal Generator
Figure 5.32 shows an implementation of a carrier signal generator [77]. During
time t1, switch Sch is closed (Sdis is open), and current Ich charges capacitor C until
Vc reaches VH . After that, switches Sch and Sdis are opened and closed, respectively,














Two-stage amplifier without compensation Inverter chain
Figure 5.31: A common comparator in buck converter without hysteresis.











C · (VH − VL)
Ich
, t2 =












If Ich = Idis, Vc is triangle wave. If Ich >> Idis or Ich << Idis, Vc is a sawtooth wave.





















Figure 5.32: Carrier signal generator circuit.
5.8.1.3 Non-Overlapping Circuit
As mentioned previously in this section, a non-overlapping circuit is used to keep
both power transistors from simultaneously conducting. Figure 5.33 (a) shows the
non-overlapping signals. Signals φp and φn control the gates of the PMOS and NMOS
power transistors, respectively. Time tno represents the non-overlapping time. Notice
that the PMOS transistor turns off (φp goes high) before the NMOS transistor turns
on (φn goes high), and that the NMOS turns off (φn goes low) before the PMOS
transistor goes turns on (φp goes low). Figure 5.33 (b) shows a non-overlapping
circuit that can generate the signals in Figure 5.33 (a). The delay block determines
tno, and it can be implemented with an inverter chain [78].
5.8.1.4 Buffer and Power Transistors
Power transistors are designed to minimize conduction losses. This is achieved













Figure 5.33: Non-overlapping circuit.








where µ and Cox are the mobility and gate oxide capacitance per unit area of the
transistor, respectively; and VTH is the threshold voltage. Notice that Ron is inversely
proportional to (W/L); hence to minimize Ron, a large (W/L) is usually required.
The larger the maximum load current, the smaller the desired Ron to minimize
conduction losses as shown in (5.8).
Buffers are necessary to drive the power transistor (Mp and Mn) and should be
optimized to minimize the gate drive power losses (Pgdrv) to improve the efficiency
at light loads without significantly degrading the propagation delay [59]. For the
smallest propagation delay, the optimized scale factor between stages mathematically
equals to Euler’s number [79]; however, it requires an impractical number of stages
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which increases area and switching power consumption. In the next section, an
example of how to design the buffers will be provided.
5.8.1.5 General Layout Recommendations
Attention needs to be taken with the power stage layout since it determines the
efficiency performance of the buck converter. As in the case of LDO voltage regula-
tors, the track resistance (resistance between drain/source and bondpad), bond-wire
resistance (resistance between bondpad and pin), and printed board circuit trace
resistance–all affect efficiency. To minimize the track resistance, use as many con-
tacts and wide tracks for the drain and source terminals as needed to reduce sheet
and via resistances. Top metals should be used for power routing because they have
the smallest resistance. Moreover, multiple metals in parallel can also be used to
minimize the track resistance. Large diameter bondwires or multiple bond-wires in
parallel can be used for the drain and source terminals to reduce bond-wire resis-
tance [20].
As mentioned before, a sense transistor can be placed in parallel with the power
transistor for current sensing purposes such as current mode control and over-current
protection. The sense and power transistors should be as close as possible to minimize
mismatch due to large thermal gradients [20].
Substrate noise generated by the power stage can degrade the analog section
performance. To minimize this effect, the analog section should be placed as far as
possible from the power stage. In addition, a high resistivity P− region covered by
a shallow trench guard ring can be used to reduce the substrate noise coupling from
the power stage to the analog section [80]. This guard ring should be as wide as
possible.
Placing as many substrate contacts as possible in the local cells provides homo-
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geneous bulk voltage for the transistors. In addition, guard rings should be used to
prevent latchup and block noise coupling that may degrade performance [20].
5.8.2 Printed Circuit Board
5.8.2.1 Design
Using ceramic capacitors with low ESR at the output minimizes voltage dip/surge
amplitudes (ILRESR) during load transient events and output voltage ripple. Mul-
tiple capacitors can be used in parallel to increase the capacitance and reduce RESR
to improve the load transient response even further and minimize the output voltage
ripple. Nevertheless, be aware that ceramic capacitors have a capacitance that is
both bias voltage and temperature dependent [81]. Usually, the larger the footprint
(size) of the capacitor (E.g. 1210, 1805), the smaller the capacitance variation due
to bias voltage. The designer should carefully read the datasheet of the capacitor to
verify the capacitance variation due to bias voltage and temperature.
Input capacitors are required to reduce the input voltage ripple and minimize the
input voltage deviation during load transients [82]. Ceramic capacitors with small
ESR should be placed as close as possible to the input pin to be effective because even
a small amount of inductance can increase the input voltage ripples and spikes [82].
5.8.2.2 Layout
The trace resistance at 25◦ C is given by:
Rtrace = ρ · L
W · t (5.53)
where ρ is the resistivity of the material (i.e. 1.7·10−6 Ω-cm for copper). Parameters
L, W, and t represent the length, width, and thickness of the trace. Hence, using
short and wide traces for power routing lines (i.e. VIN and VOUT ) to minimize trace
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resistance and power losses is recommended. Also, connecting the feedback trace
(connection from VOUT to feedback resistors) as close as possible to the load improves
load regulation since the voltage drop through the trace is compensated by the
feedback loop. The feedback connections should be routed as far as possible from the
switching node VSW to avoid noise coupling to the controller. These recommendations










as close as possible 
to the load
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for  power routing lines
VSW
As far as 
possible
Figure 5.34: PCB design recommendations.
5.9 Measurements
DC-DC switching converter specifications include efficiency, output voltage ripple,
current ripple, switching frequency, line/load regulation, and line/load transient.
Basic voltage regulator characterization requires the following measurement equip-
ment: power supplies, multi-meters, an oscilloscope, waveform generators, power
resistors, power transistors, and an evaluation board.
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5.9.1 Efficiency Measurement Setup
Figure 5.35 shows an efficiency measurement setup. The power efficiency of a










From (5.54), the efficiency can be calculated by measuring IL, VOUT , IIN , and VIN
with a multi-meter. Currents IIN and IL can be obtained by measuring voltages VRi
and VRL , respectively. The output voltage ripple and switching frequency can be also
measured with this setup by probing VOUT and VSW nodes and using an oscilloscope




















Figure 5.35: Efficiency measurement setup for a buck converter.
5.9.2 Load Transient Measurement Setup
Figure 5.36 shows a load transient measurement setup. The load step is generated
by switching the connection between the output voltage VOUT and the load resistance
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RL using the power FET (MTEST ). The minimum load current (IL,min) is determined
by VOUT/RLB and the maximum load current is equivalent to IL,min + Vs/RL. The
output voltage and load current step waveforms can be observed in an oscilloscope
since IL is directly proportional to RL. Load regulation can be obtained if the


















Figure 5.36: Load transient measurement setup for a buck converter.
5.9.3 Line Transient Measurement Setup
Figure 5.37 shows a line transient measurement setup. The line transient test
can be performed with an square signal superimposed on a DC voltage level. A
driver is added between the waveform generator and the input of the buck converter
to provide the required input current. This is particularly necessary at heavy loads
since a waveform generator is not capable of providing currents above a few milliamps.
This driver must be able to handle the input capacitance of the buck converter. Line


















Figure 5.37: Line transient measurement setup for a buck converter.
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6. AREA REDUCTION TECHNIQUES FOR BUCK CONVERTERS∗
6.1 Introduction
The main advantage of a buck converter over other step down voltage converters
is its high efficiency. However, its main drawback is probably the high cost of the
off-chip output filter components (e.g., output filter inductor) and the large area
occupied when compared with linear voltage regulators and charge pumps. Figure 6.1





















Figure 6.1: Block diagram of the buck converter.
compensator, power stage, and output filter occupy most of the area in a buck
∗
∗ Part of this section is reprinted with permission from “Design of a Fully-Integrated Buck
Voltage Regulator Using Standard CMOS Technology” by M. A. Rojas-Gonzalez, J. Torres,
and E. Sanchez-Sinencio, IEEE Third Latin American Symposium on Circuits and Systems
(LASCAS), pp. 1-4, March 2012, c© 2012 by IEEE.
∗ Part of this section is reprinted with permission from “Design of an integrated single-
input dual-output 3-switch buck converter based on sliding mode control” by M. A. Rojas-
Gonzalez, J. Torres, and E. Sanchez-Sinencio, Analog Integrated Circuits and Signal Process-
ing, vol. 76, no. 3, pp. 307-319, September 2013.
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converter. This section introduces several area reduction techniques for the buck
converter, which apply to its output filter, output power stage, and compensator.
Firstly, the design of a fully integrated buck converter using a standard 0.18 µm
CMOS technology is presented. The converter employs a dual-phase structure to
minimize the output voltage ripple. The controller is implemented using a hysteretic
architecture based on sliding-mode theory. The external low pass filter has been
integrated on-chip by increasing the switching frequency up to 45 MHz.
Secondly, the design and implementation of a single-input dual-output buck con-
verter is presented. The proposed topology implements only three switches instead
of the four switches used in the conventional solution, thus potentially reducing area
in the power stage through proper design of the power switches.
Thirdly, a compensation scheme that employs a combination of Gm-RC and
Active-RC techniques to emulate the conventional voltage mode Type-III compensa-
tion is proposed. This compensator reduces area by more than 45 % when compared
with the conventional Type-III compensator, while consuming low quiescent power
and achieving good line/load regulation. The total active area of the buck converter
is decreased by approximately 15%. Finally, conclusions are provided.
6.2 Buck Converter Output Filter Area Reduction
In low power applications, traditional buck converter implementations integrate
the compensator, carrier signal generator, comparator, and power stage; however,
the output filter is typically implemented with off-chip components due to their large
size. Typical switching frequencies are in the order of hundreds of kilohertz to a few
megahertzs. At such frequencies, the values of the filter inductor and capacitor are
in the order of µH and µF, respectively [2]. These values restrict the full integration
of the switching converter.
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A fully-integrated buck converter would reduce the number of off-chip components
and printed circuit board (PCB) area, thereby significantly reducing the total cost of
the system. In addition, energy losses can potentially be minimized due to a reduction
in the interconnection parasitics between the integrated circuit (IC) and the external
components. Hence, it is necessary to reduce the filter inductor and capacitor to the
order of nH and nF, respectively. This can be achieved by increasing the switching
frequency to the order of tens of megahertz [2]. However, several key drawbacks such
as the effect of a low quality factor inductor (large parasitic resistance) and high
switching frequency in the efficiency performance need to be addressed. For more
details about how these factors affect the buck converter efficiency see section 5.5.
6.2.1 Multi-Phase Interleaved Buck Converter
Integrating LC-filter passive components demands a higher switching frequency
to obtain sufficiently small components values. The value of the output filter inductor









where D, fs, ∆ iL, ∆ vC represent the duty cycle, the switching frequency, the
inductor current ripple, and the output voltage ripple, respectively.
However, due to dynamic losses proportional to the frequency of operation [2],
increasing the switching frequency degrades the switching regulator’s efficiency. A
possible solution to this drawback is the use of an interleaved synchronous converter
operating at lower frequency in parallel configuration, e.g., multi-phase structure [83]-
[84].
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A multi-phase buck converter is the combination of many individual buck con-
verters sharing the same load. These converters are connected in such way that
the current they deliver adds to the output node. Moreover, output ripple can be
reduced if the drivers of each stage are synchronized such that adjacent phases are
shifted by 360◦/N.
6.2.2 Proposed Dual-Phase Buck Converter Architecture































Figure 6.2: Proposed fully-integrated voltage regulator architecture.
two-phase topology (N = 2), which can effectively reduce the output current ripple
by at least half. If both stages are 180◦ out-of-phase and the duty cycle is 0.5,
complete cancellation of the output current ripple occurs. Mismatch between the
paths would prevent full cancellation. The generation of the interleaved pulse-width
modulated signals, PWM1 and PWM2, is done by employing a hysteretic controller
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based on sliding mode control [85]. For more details about multi-phase interleaved
buck converters see section 5.7.
The interleaved output currents (iL1 and iL2) are generated by sensing the cur-
rents across the respective output inductors and processing them in the controller.
The effective switching frequency becomes 2fs and the LPF passive components val-
ues can be further reduced by half. More details about the controller can be found
on [21], [86].
The dual-phase fully-integrated buck converter regulator has been designed in
0.18 µm CMOS standard technology with an input voltage (VIN) of 1.8 V. The
output voltage (VOUT ) is 1 V with a maximum output current (IL,max) of 400 mA.
The switching frequency is 45 MHz and the output current and voltage ripples are
∆iL = 100 mA and ∆vC = 50 mV, respectively. The value of the passive components
are L = 24.5 nH and C = 2.75 nF.
6.2.3 Integrated Output Low-Pass Filter
6.2.3.1 Output Capacitor
The output capacitor is built using MOS capacitors, or MOSCAPs, because they
provide the highest capacitance per area when compared to metal-to-metal and poly-
to-poly implementations [84]. Figure 6.3 shows the implementation of a MOSCAP
with an NMOS transistor. The equivalent capacitance of a MOSCAP is given by:
C = Area · Cox =W · L · Cox (6.3)
where W , L, and Cox are the width, length, and gate capacitance per unit area of
the transistor, respectively.
The size of the unit cell MOSCAP is optimized by calculating the minimum equiv-
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VGATE
Figure 6.3: MOSCAP implementation.
alent series resistance (ESR) of the capacitor [87]-[88]. The model for the ESR (in Ω)
of a MOS capacitor [87], neglecting external resistance and frequency dependence, is
ESR =
1







where the first term represents the channel resistance and the second term the polysil-
icon resistance. Parameters µ, Vgs, VT , and Rpoly are the mobility, the gate-source
voltage, the threshold voltage, and the polysilicon sheet resistance (in Ω/), respec-
tively. The factor α equals to 1/12 if the gate is connected from two sides and 1/3
if it is connected from one side.
The minimum equivalent series resistance for a single MOS capacitor can be
calculated by differentiating (6.4) with respect to the aspect ratio (W/L) of the













µCox (Vgs − VT ) (6.6)
The optimum width and length of the MOSCAP cell is Wopt = 22 µm and Lopt =
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800 nm with ESRmin = 36 Ω for µCox = 314 µA/V
2, Rpoly = 7.7 Ω, and α = 1/12.
The number of unit cells is 16919 and the total ESR is ESRT = ESRmin/16919 =
2.1 mΩ.
6.2.3.2 Output Inductor
The physical dimensions of the output inductor are customized due to the large
amount of current that it needs to handle [84], [89]. The characterization of the in-
ductor is optimized using SONNET† simulator. The schematic model from software




Figure 6.4: Extracted schematic inductor model.
its high equivalent series resistance (R1) due to the poor conductivity, the high sheet
resistance, and the relatively thin (2.4 µm) top metal layer. Table 6.1 summarizes
the extracted schematic values of the inductor model and estimates the hypothetical
sizes of the model with thicker metal layer. Values of parasitic capacitors C1 and
C2 are 200 fF and 500 fF, respectively. The quality factor of the inductor (QL =
ωL/R1) improves if a thicker top metal layer is used. Also, the use of a metal with
†http://www.sonnetsoftware.com/.
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Table 6.1: Component values of the schematic inductor model
Metal thickness 1X 2X 5X 10X
L 24.5 nH 22.8 nH 22.7 nH 23.7 nH
R1 2.7 Ω 1.6 Ω 0.9 Ω 0.6 Ω
R2 62 Ω 147 Ω 329 Ω 385 Ω
QL 2.85 4.48 7.92 12.41
better conductivity and/or magnetic materials could boost the quality of the output
inductor. In [83], high-quality aircore inductors are utilized to minimize conduction
power losses, and a special top metal layer based on copper have been used in [84]
to improve the quality factor of the inductor. Moreover, a CMOS compatible micro-
electromechanical (MEM) technique to built air-core plastic deformation magnetic
assembly (PDMA) inductors is utilized in [89]. Inductors in [90] use magnetic ma-
terials to improve the quality factor. A commercial product in [91] uses on-package
inductors, but the capacitor is external. Package bondwires have a very good quality
factor and have been employed to improve the efficiency of a buck converter in [92].
Nevertheless, this implementation may be unreliable due to the inductance variation
of a bondwire. All these previous works utilize expensive post-fabrication techniques
or high-cost special fabrication processes to produce a good quality inductor, while
the proposed implementation utilizes a low-cost fabrication process.
6.2.4 Simulation Results
Figure 6.5 shows the layout of the buck converter. The size of the proposed
converter is 2.5 mm x 4 mm. The output capacitor and the output inductor occupy
more than 90% of the total area. The efficiency of the buck converter, including
schematic and postlayout simulations, is presented in Figure 6.6. Process corner













Figure 6.5: Layout of the proposed fully-integrated buck converter.














Figure 6.6: Efficiency versus POUT of the proposed buck converter.
only ±5%. The anticipated QL of the designed inductor is approximately 3. The
converter was also simulated for the hypothetical case of having a thicker top metal
layer (higher QL). As QL increases, the equivalent series resistance drops, and the
efficiency of the buck converter increments by more 10% from its original value as
shown in Figure 6.7. The load transient response of the buck converter for a 100
mA step is shown in Figure 6.8.
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OUT = 200 mA
Actual QL
Figure 6.7: Efficiency versus QL.















Figure 6.8: Output voltage variation for a current step from 100 mA to 200 mA and
vice versa.
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6.3 Buck Converter Power Stage Area Reduction
The implementation of multiple supply voltages in a given electronic product has
become mandatory. A typical system as shown in Figure 6.9 requires the interaction
of different subsystems, each one of them fabricated in a different technology pro-
cess and with particular voltage specifications [2], [93]-[94], thus requiring multiple














Figure 6.9: Multiple supplies on a typical system.
levels along with circuits using legacy power supplies and higher voltage levels [95].
Furthermore, using multiple supply voltages in digital circuits has significantly re-
duced dynamic power dissipation [96]. A dual power supply can reduce the dynamic
power dissipation by employing a lower voltage in non-critical blocks and higher levels
in critical paths, without compromising the overall circuit performance [2], [97]-[98].
Delivering multiple voltage levels requires the same number of switching convert-
ers, thus increasing component count and power stage area [99]. Previous solutions
to this problem proposed sharing the output inductor in the low-pass filter to gener-
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ate multiple output voltages [95], [100]. However, this method may present problems
because one single inductor must store and deliver different levels of energy to each
output. In this work, we propose a proof-of-concept dual-output buck converter with
reduced number of switching elements in the power stage [93], [94] to demonstrate
that the proposed solution can be feasible, reliable, cheap, and versatile.
6.3.1 Multiple-Output Buck Converter
A conventional synchronous buck converter architecture requires a pair of switches
[3], thus generating n output voltages requires 2n switches. On the other hand, the
proposed buck converter [93]-[94] implements only n + 1 switches for n outputs.
The reduction in the number of switches reduces the amount of area and the number
of external components, thus reducing the total cost of the system [93]-[94].
6.3.2 Dual-Output Operation
Figure 6.10 shows the basic schematic diagram of the dual-output buck converter
and its modes of operation. The steady-state operation of the regulator has n + 1
subintervals for n outputs. For this specific case, a complete cycle of operation
consists of three different subintervals.
During subinterval I, shown in Figure 6.10 (a), the switches T1 and T2 are closed,
and switch T3 is open. The current flows from the power supply through the in-
ductors toward the output nodes. Since the converter requires VOUT1 ≥ VOUT2 for
proper operation, the length of the first subinterval sets the duty cycle of VOUT2.
In subinterval II, illustrated in Figure 6.10(b), switch T1 remains closed, switch T2
opens, and switch T3 closes. The duration of subinterval I plus that of subinterval
II determines the duty cycle for VOUT1 (D1 ≥ D2). Lastly, during subinterval III,
depicted in Figure 6.10(c), switch T1 opens, switch T2 closes again, and switch T3 re-










































Figure 6.10: Schematic diagram of the dual-output buck voltage regulator and its
operating modes (a) subinterval I (b) subinterval II and (c) subinterval III.




Figure 6.11: Sequence of non-overlapping operating signals applied to T1, T2, and
T3, in the dual-output buck voltage converter.
the dual-output buck converter. Signals G1, G2, and G3, are applied to switches T1,
T2, and T3, respectively.
The proposed converter was fabricated using 0.5 µm standard CMOS technology,
operates with a voltage supply of 1.8 V, generates 1.2 V and 0.9 V, and supplies
a maximum current of 200 mA (100 mA provided by each output). The switching
frequency is 500 kHz. The current ripple ∆i, and the voltage ripple ∆v are 5% of the




























Figure 6.12: Single-input multiple-output converter.
and capacitors are the only off-chip components, and their values were calculated
assuming continuous-conduction mode (CCM) steady-state operation [3].
6.3.3 Multiple-Output Operation
The proposed single-input dual-output converter can be extended into a single-
input multiple-output converter if we keep stacking converters as shown in Fig-
ure 6.12. As in the case of the dual-output converter, VOUT1 ≥ VOUT2 ≥ . . . ≥
VOUT (n−1) ≥ VOUTn for proper operation. The main advantage of multiple outputs
would be the reduction of switches from 2n down to n + 1 for n outputs. On the
other hand, the main disadvantage would be that VOUTn would see substantial ef-
ficiency reduction due to all the switches connected in series. A trade-off between
number of switches (losses) and efficiency should be considered when implementing
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multiple outputs using this architecture.
6.3.4 Proposed Dual-Output Buck Converter Architecture
Figure 6.13 shows the proposed integrated dual-output converter architecture.
The converter is a tracking system that minimizes the voltage errors (e1 and e2)
between the reference signals (VREF1 and VREF2) and the output signals (VOUT1 and
VOUT2) with the sliding mode controllers (SMC1 and SMC2). Then, two binary
control signals (SA and SB) are combined using digital logic to generate the signals
G1, G2, and G3, which control the output switches. Also, a sensing circuit at node
PWM2 generates a bootstrapped (BS) voltage signal to operate the middle switch.
An output buffer (OB) drives the power switches and bootstrapped blocks. More





















































Figure 6.13: Block diagram of the proposed dual-output buck voltage converter.
6.3.5 Digital Logic Circuit
The digital logic synchronizes the binary signals (from comparators HC1 and
HC2) and combines the two digital signals (SA and SB) to generate the three switch-
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ing signals in Figure 6.11. Figure 6.14(a) shows a simplified representation of the
digital-logic circuitry. The actual implementation of the logic circuitry includes de-
lays elements and non-overlapping circuits for synchronization. The proposed syn-
chronization method is compact and small. Moreover, it occupies only 4% of the
overall silicon area.
The binary signals SA and SB determine the duty cycle of VOUT1 and VOUT2,
respectively. Assuming that VOUT1 ≥ VOUT2, PWM1 and PWM2 signals must follow
the pattern shown in Figure 6.14(b), the duration of control signal G1 corresponds
















Figure 6.14: (a) Simplified digital logic to generate G1, G2, and G3 and (b) Buck
converter switching signals PWM1 and PWM2.
The middle switch T2 is controlled by G2 with a logical OR operation between
signals SA and SB (G2 = SA + SB) because it must be closed whenever VOUT1 is
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connected to ground or VOUT2 is connected to the power supply, as shown previously
in Figure 6.11.
The last switch T3 is triggered by G3 with a logical OR operation between the
signals SA and SB (G3 = SA + SB) because it must be closed only when either
output is connected to ground, as illustrated previously in Figure 6.11.
6.3.6 Output Power Stage
The output power stage must provide enough drive capability for the digital-gate
control signals G1, G2, and G3 to trigger the power switches.
6.3.6.1 Output Buffer Stage and Output Switches
The output buffer must minimize the dynamic power dissipation without jeopar-
dizing the propagation delay, must reduce the short-circuit current during transitions,
and must minimize the CMOS on-resistance Ron [64]-[66]. The output buffer is de-
signed assuming that the voltage regulator will work at medium load most of the
time. The calculations yield a tapering factor T = 24, number of inverters N = 4,
and Ron = 307 mΩ. The size of the PMOS output switch is WT1 = 55.08 mm with
LT1 = 0.6 µm. The size of NMOS transistors WT2 and WT3 is one third of PMOS
transistors [64]-[66] to achieve the same Ron as the PMOS. If the conventional solu-
tion with four power transistors is designed to have the same Ron, the dimensions of
the PMOS transistors would beWTp = 55.08 mm with LTp = 0.6 µm and the dimen-
sions of the NMOS transistors would beWTp = 18.33 mm with LTn = 0.6 µm. Hence,
an estimated area reduction of 37.5% on the power transistors could be achieved with
the proposed solution when compared with the conventional one.
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6.3.6.2 Bootstrapping Circuit
Power switch T2 in Figure 6.13 requires a bootstrapping circuit to turn it on
and off completely. Figure 6.15 shows the transistor level implementation of the

















Figure 6.15: Transistor level implementation of the bootstrapping circuit.
and capacitors C1 and C2 charges capacitor C3 by enabling transistor M3 [103].
Capacitors C1 and C2 are implemented on-chip, and each one has a value of 8 pF.
Capacitor C3 is implemented with an off-chip component of 1 nF since it needs to be
large enough to charge power transistor T2. The digital signals G2± are generated
by the digital logic and they act as the clocking signals of the circuit. Signals G2 and
PWM2 are connected to the gate and source of power transistor T2, correspondingly.
In our design, the maximum gate-source gate-drain of the bootstrapping transistor(s)
is 3.6 V, which is less than the nominal supply of 5 V for this process.
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6.3.7 Simulation and Experimental Results
The proposed dual-output buck converter was fabricated in 0.5 µm standard
CMOS technology. Figure 6.16 shows the IC micrograph with all main blocks high-
lighted: the analog controller (SE2FD converters, SMC1 and SMC2, and decision
circuits HC1 and HC2); the digital logic; and the output stage (output buffers (OB),





OB OB OB OBBS
T1T2T3
Figure 6.16: Dual-output buck voltage regulator IC micrograph.
6.3.8 Steady-State Operation of the System
6.3.8.1 Control Signals
Figure 6.17(a) shows the measured control signals G1, G2, and G3 that operate
the output switches T1, T2, and T3. Note that they follow the same pattern as the
operational signals sketched previously in 6.11. The switching frequency is approxi-
mately 500 kHz. Figure 6.17(b) displays the modulated signals PWM1 and PWM2.
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500 ns/div 1 V/div
(a)
500 ns/div 0.5 V/div
(b)
Figure 6.17: Measured (a) control signals G1, G2, and G3 and (b) pulse-width mod-
ulated signals.
The measured duty cycles for VOUT1 and VOUT2 are 71% and 55%, respectively.
6.3.8.2 Power Efficiency
Figure 6.18 plots the efficiency measurements. The maximum efficiency of the
dual-output buck converter is 88%. The efficiency is maximum when the output
voltage VOUT1 is set to medium load condition and the output voltage VOUT2 is
draining low current. The efficiency of the dual-output buck voltage converter is
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Figure 6.18: (a) Power efficiency measurements of the dual-output buck voltage
versus both output currents and (b) top view of (a).
always higher when the output VOUT1 drains more current than output VOUT2. Figure
6.18(a) shows the power efficiency versus both output currents and Figure 6.18(b)
shows a top view of the same plot.
The proposed converter provides better efficiency when IOUT2 is low because the
current has to travel across two switches instead of one as in a typical architecture.
This increases the ON-resistance losses, and therefore, the efficiency drops when
IOUT2 increases; hence, the dual-output converter provides its maximum efficiency
when IOUT1 is at medium loads and IOUT2 is at light loads.
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Figure 6.19: Load regulation when (a) 100 mA step is applied to IOUT1 while IOUT2
is fixed at 0 mA and (b) IOUT1 is fixed at 0 mA while 100 mA step is applied IOUT2.
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6.3.9 Transient Operation of the System
Figure 6.19 shows the post-layout load regulation response of the system. Figure
6.19(a) shows the load regulation effect when a 100 mA current step is applied to
VOUT1. Here, the cross-regulation effect on VOUT2 is noticeable because switch T1 is
only controlled by the top converter, hence affecting the second converter. On the
other hand, Figure 6.19(b) shows the load regulation effect when a 100 mA current
step is applied to VOUT2. Here, there is no cross-regulation effect on VOUT1 because
the top switch doesn’t see any load effect since IOUT1 doesn’t change. However,
VOUT2 takes longer recovery time because switch T1 is independent of IOUT2.
The load regulation can be improved significantly if the size of the output filter
is optimized for a given load step. The output inductor can be reduced (while the
output capacitor is increased) to improve the transient response of the dual-output
converter, as long as the same cut-off frequency is maintained. The proposed design
was optimized not for a transient response but for a minimum output ripple.
Figure 6.20 shows the line regulation response of the system. As can be seen,
VOUT1 only deviates around 10 mV when VIN changes from 1.8 V to 2.5 V. In all cases
of load and line regulation, the proposed converter is stable when a full-range step
(either current or voltage) is applied. Figure 6.21 presents two cases of the measured
results. Figure 6.21(a) shows the case when VOUT1 presents a step of 25 mA, while
VOUT2 is at high load configuration, i.e., 60 mA, and Figure 6.21(b) illustrates the
case when VOUT1 is kept at high load (60 mA), while a 25 mA current step is applied
to VOUT2. A current step in VOUT2 affects the controller’s transient response more
than a current step in VOUT1. This phenomenon was expected because the path of
the output current is shared by both outputs, but controlled only by the gate signal
G1.
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Figure 6.21: (a) 25 mA step is applied to IOUT1 while IOUT2 is fixed at 60 mA and
(b) IOUT1 is fixed at 60 mA while 25 mA step is applied IOUT2.
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Table 6.2: Comparison of dual-output buck voltage regulators
Design [99] [100] This work
VDD (V) 3.0 3.6 1.8
VOUT1 (V) 2.0 3.3 1.2
VOUT2 (V) 1.0 1.8 0.9
IMAX (mA) 55 200 200
η (%) 89 85 88
L (µH) 440, 440 22 82,90
C (µF) 0.22, 0.22 35, 35 0.83, 1.11
Switches 4 4 3
∆v (mV) 40, 40 31, 24 12, 9
fs (kHz) 500 1000 500
PQ (µW) 411.6 - 188.6
Area (mm2) 4.57 2.43 2.19
CMOS process (µm) - 0.35 0.5
The system is stable and quickly converges to the reference voltages, as expected.
The dual-output buck voltage converter performs better when IOUT1 ≥ IOUT2, be-
cause the branch connected to the power supply is shared by the two output nodes.
Therefore, when VOUT2 needs to supply a large amount of current quickly, the current
path may be disconnected because it is controlled by the duty cycle of VOUT1.
The switches in the proposed topology have higher RMS current than the conven-
tional converter because each switch carries current corresponding to both outputs
[93]-[94]. This means that the switches must be optimized if both outputs must be
supplied with full load. However, both outputs are seldom at full load simultane-
ously, and even then, the duration of such a condition is short. Thus, the switches in
the proposed converter need not be sized for the maximum load capabilities of both
outputs. Table 6.2 summarizes the overall characteristics of the proposed converter,
and compares them to previously reported dual-output regulators. Even though the
voltage ratings are different, the proposed converter can deliver the same output
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current as previous works but consumes less static power PQ. Moreover, the value of
the inductors in the proposed architecture can be further reduced if a larger current
ripple can be tolerated, thereby reducing cost and space.
Additionally, the reduction of one switch with respect to conventional architec-
tures, saves silicon area if the output stage is optimized for medium load applications.
The proposed dual architecture could also reduce printed circuit board area because
it requires only one input filter, whereas the conventional solution requires two, one
for each individual buck converter.
6.4 Buck Converter Compensator Area Reduction
As already mentioned in Section 5, buck converters operate in a closed loop fash-
ion to minimize the effect of load perturbations and/or input voltage variations,
which could affect the output voltage [3]. However, this closed loop operation makes
the buck converter stability a concern. Figure 6.22 shows the closed loop block di-
agram of a voltage mode buck converter which includes a compensator, a carrier






















Figure 6.22: Block diagram of a voltage mode PWM buck converter.
the stability of the loop, the combination of the carrier signal generator, comparator,
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and power stage is typically referred as the modulator and its gain is often assumed
to be constant [52]-[53]. A compensator is necessary to boost the loop phase mar-








A Type-III voltage mode compensator is typically employed to achieve high
crossover frequency and good phase margin in applications where fast transient re-
sponse and output filter capacitors with small RESR are required [54]. The conven-
tional Type-III compensation requires large capacitor and resistor values to generate
large time constants; which make their on-chip integration difficult. Due to area con-
straints in many cases the Type-III compensation is completely [104] or partially [105]
implemented with external passive components. This may provide some flexibility to
costumers at the expense of increasing the PCB area and system cost [106]. In [107],
a buck voltage regulator with an interesting on-chip pseudo-Type-III compensation
was proposed. This compensator was synthesized by adding a high-gain path and a
secondary moderate-gain path at the inputs of the PWM comparator. Even though,
this topology significantly reduces the area and power consumption of the compen-
sator when compared with the conventional approach; the compensator’s quiescent
current is still 30 µA, and the total compensation capacitance is 110 pF. The com-
pensator’s area becomes more critical in buck converters implemented in sub-250nm
technologies, where the maximum current is in the order of hundreds of mA, because
it is comparable to the power stage’s area.
In this section, we propose a compensation scheme that employs a cascade com-
bination of Gm-RC and Active-RC blocks to reduce the compensator’s area while
consuming low quiescent power and still achieving high performance. As a result,
the total active area is significantly reduced.
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6.4.1 Proposed Compact Compensation
The block and circuit diagrams of the proposed compensator are shown in Fig-




















































































































Figure 6.23: (a) Block and (b) circuit diagrams of the proposed compensator.
RC. The Gm-RC section is implemented with a two-stage operational transconduc-
tance amplifier, where gmi and Roi (for i = 1, 2) represent the transconductances and
output resistances of each stage, respectively. C1 and C2 are compensation capaci-
tors and R2 is a compensation resistor. The transfer function of the Gm-RC section
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The zero (ωz2), given by R2C2, is used to cancel the effect of the high frequency pole














The Active-RC section is implemented with a resonator circuit that consists
of two resistors R3 and R4, a capacitor C3, and an amplifier A1(s). Assuming




























, ωp4 ∼= GBW R3
R3 +R4
.
where GBW is the gain bandwidth product of A1(s).






















Figure 6.24: Proposed compensator Bode plot.
































In this design, the poles and zeros are placed as suggested in [52]:
• The first zero, ωz1 = gm1/C1, is placed at ωLC2 = pifLC = 12√LC .
• The second zero, ωz2 = 1/((R3+R4)C3), is placed at ωLC = 2pifLC = 1√LC .
• The first pole, ωp1 = 1Ro1gm2Ro2C2 , is placed at the location of the low-frequency
pole in the conventional Type-III implementation.
• The second pole, ωp3 = 1R3C3 , is placed at ωs2 = pifs.





, is placed at ωESR = 2pifESR =
1
RESRCL
, where CL is the output filter’s capacitor.
The Bode plot of the proposed compensation scheme is shown in Figure 6.24.
The poles and zeros of the proposed compensation scheme are placed at similar
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frequencies as the poles and zeros of the conventional Type-III compensation. Fig-
ure 6.25 depicts the analytical expression given by (6.10) and the simulated open
loop frequency response of the buck converter with the proposed compensator. The
Frequency  (Hz)










































Figure 6.25: Buck converter open loop frequency response with the proposed com-
pensator (a) gain (b) phase.
phase margin (φm) of the loop versus process corners for different temperatures is
shown in Figure 6.26. As can be observed, the worst variation of φm is only 2.3
◦,
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Figure 6.26: Loop phase margin with proposed compensator versus process corners.
as the minimum and maximum phase margin is 52.6◦ and 54.9◦, respectively. Ta-
ble 6.3 shows the component’s values for the conventional Type-III and the proposed
compensation topologies for an identical technology and a similar loop transfer func-
tion. As can be seen from Table 6.3, the total compensation capacitance of the
Table 6.3: Component’s value of compensation implementations
Parameters Conventional Proposed
R1 400 kΩ N/A
R2 236 kΩ 40 kΩ
R3 29 kΩ 33 kΩ
R4 N/A 440 kΩ
C1 0.4 pF 1.2 pF
C2 40 pF 1.7 pF
C3 11 pF 10.0 pF
Total Resistance 665 kΩ 513 kΩ
Total Capacitance 51.4 pF 12.9 pF
Compensator’s Area 0.0502 mm2 0.0267 mm2
Total Active Chip Area 0.1560 mm2 0.1325 mm2
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proposed compensator is approximately 4 times smaller than the conventional com-
pensator. While the total compensation resistance of the proposed topology is 1.3
times smaller than the conventional one. Figure 6.27 shows the area distribution
of a buck converter implemented with: (a) the conventional Type-III compensation
and (b) the proposed compensation scheme in 0.18 µm CMOS standard technology.
Both buck converters are implemented with the same power stage, comparator, and
(a) (b)

















Figure 6.27: Area distribution of a buck converter implemented with: (a) conven-
tional Type-III compensator and (b) proposed compensator.
carrier signal generator. The total area occupied by the conventional Type-III com-
pensator and proposed compensator are 0.1560 mm2 and 0.1325 mm2, respectively.
The proposed compensator occupies approximately 53% of the conventional Type-III
compensator area. The buck converter implemented with the proposed compensator
occupies approximately 85% of the area occupied by the buck converter implemented
with the conventional Type-III compensation. Additional area can be saved if ca-
pacitor C3 is implemented with a MOS capacitor instead of a MIM capacitor; and/or
the resistor R2 is implemented with a transistor operating in the triode region. Both
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compensators consume similar quiescent current (8.8 µA).
6.4.2 Building Blocks Implementation
6.4.2.1 Gm-RC Section
















composite transistor MC composite transistor MC 
gm1 
Figure 6.28: Gm-RC section transistor level implementation.
at half the value of fLC , C1 and gm1 were set to 1.2 pF and 128 nA/V, respectively.
Transconductance gm1 is implemented using current-splitting in the differential pair
to generate the required small transconductance [108]-[110] as shown in Figure 6.28.
The small signal current of transistor M1 is IM5/(2(M+1)) and the width is M + 1
smaller than the width of the composite transistor (M1/M1b) before current splitting.






where gmMC is the transconductance (operating in saturation ) of the composite
transistor. Thus, the effective transconductance is reduced byM+1 when compared
with the one before current splitting [109]. Parameter gm2 is implemented as a
common source stage, and it is the transconductance of transistor M3:








where ID,M3, µn, Cox are the drain current, mobility, and oxide capacitance of tran-
sistorM3, respectively. WM3 and LM3 are the dimensions of transistorM3. The total
current consumption of the Gm-RC section is approximately 1.8 µA. This section of
the compensator can be designed using the following procedure:
1. Select a value for gm1 and then calculate C1 by placing fz1 at fLC/2:
C1 = 2gm1 ·
√
LC (6.13)
2. Set gm1Ro1gm2Ro2 equal to the DC gain of the error amplifier in the conventional
Type-III error amplifier.







Amplifier A1 is implemented using the two-stage amplifier with Miller compen-
sation. The amplifier’s GBW is used as a design parameter. This section of the
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compensator can be designed using the following procedure:





2. Calculate R4 by placing zero fz3 at fLC :







3. Calculate GBW by placing fp4 at fESR:







The amplifier has a DC gain of 72.9 dB, a GBW (gm1/Cc) of 18.9 MHz, and






where gm,A1 is the transconductance of the amplifier’s first stage. The value of the
Miller capacitor is only 130 fF in this design.
6.4.2.3 Comparator
A hysteretic comparator [76] was utilized in the modulator to improve the noise
immunity of the system. Figure 6.29 shows the transistor level implementation of
the comparator which consists of two stages: the input stage with positive feedback











Figure 6.29: Comparator transistor level implementation.














The second-stage(M4-M5) is required to achieve nearly rail-to-rail output voltage
swing and provide a Class-AB type of driving capability. The current consumption
is approximately 1.3 µA.
6.4.2.4 Carrier Signal Generator
The carrier signal generator, shown in Figure 6.22, was implemented using the
circuit shown in Figure 6.30. The frequency of this circuit is determined by the











Figure 6.30: Carrier signal generator implementation.
generated externally in this prototype. During Toff , transistor Ms is off, and the
current source IB charges the output capacitor C linearly. During Ton, transistor
Ms is on, and C is discharged exponentially through R. The peak-to-peak voltage






Toff = (1−D)Ts. (6.21)
Applying capacitor charge balance [3], the average voltage of the carrier of the carrier





where D is the duty cycle of the input square waveform. It is important to choose
an appropiate average voltage since it sets the input common mode voltage of the
comparator and the output common mode voltage of the compensator circuit.
If the value of the chosen R is large enough, a quasi-linear negative slope is
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Figure 6.31: Carrier signal waveform.
achieved as shown in Figure 6.31. The THD of the waveform shown in Figure 6.31
is approximately 13.36 dB, while the THD of an ideal triangle wave is 12.22 dB.
The values of IB, R , and C were chosen to be 2 µA, 213.5 kΩ, and 2.8 pF, respec-
tively. For the chosen values, Vc,pp and Vc,avg are approximately 357 mV and 854





where Vin is the input voltage of the buck converter (see Figure 6.1). For an input
voltage of 1.8 V, GM is approximately 14 dB. The proposed carrier signal generator
can be designed using the following procedure:
1. Select the peak-to-peak amplitude for the carrier signal generator (Vc,pp) to
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2. Select a value for IB and then calculate C using the following equation (this










6.4.2.5 Power Stage Implementation
Figure 6.32 shows the implemented power stage block diagram. The power FETs
(MP and MN ) were designed to minimize the conduction losses by reducing the
CMOS on-resistance Ron. The dimensions of the PMOS power switch (MP ) are W
= 25000 µm and L = 0.18 µm, and the dimensions of the NMOS power switch (MN)
are W = 12500 µm and L = 0.18 µm.
The driver stage was optimized to minimize the gate drive power losses without
degrading the propagation delay, and the short circuit current was reduced with
a non-overlapping configuration [111]. The functions of drive and non-overlapping
time are implemented separately; the buffers are in the forward path, and the delay
elements are in the feedback path as shown in Figure 6.32. By doing this, the
buffers can be designed in a compact fashion with low power consumption and the













Figure 6.32: Power stage block diagram.
forward path. The non-overlapping time should be small enough that it does not
degrade the overall efficiency but large enough to deal with process variation [112].
Based on simulation results and considering these design trade-offs, a non-overlapping
time of 8 ns was chosen. Delay 1 element was implemented with 6 inverters and
Delay 2 element with 7 inverters. Even with the delay block placed in the feedback
path, the forward driving path should be designed taking into consideration the
trade-off between the delay and power consumption. For the smallest propagation
delay, the optimized scale factor between stages is mathematically equal to Euler’s
number [79]; however, it requires an impractical number of stages which increases
area and switching power consumption. Therefore, for the PMOS driver, a scale
factor of 20 was used for the last buffer stage, and 7, 6, and 5 for the previous stages,
respectively. For the NMOS driver, the scale factors are: 15, 10, and 8 for the third,
second, and first inverter, correspondingly. As a result, the gate driver power losses
are reduced and the system achieves high efficiency over a large output power range.
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6.4.2.6 Output Filter Implementation
The second-order low-pass filter consists of two capacitors in parallel of 4.7 µF
with an RESR of 10 mΩ each, and an inductor of 2 µH. The transfer function of the

























These components generate complex poles at a frequency similar to the ones
generated by an output filter with a capacitor of 4.7 µF and an inductor of 4.7
µH [107]. However, the proposed component values reduce the output impedance
of the buck converter [106], [113] and as result, for given current step during load
transient, the amplitude of the voltage dips and surges are smaller with the proposed
configuration.
6.4.3 Experimental Results
The proposed buck converter was fabricated in 0.18 µm CMOS standard tech-
nology. The chip prototype was encapsulated in a QFN 28 package. Figure 6.33
shows the die micrograph of the fabricated buck converter where blocks I, II, and III
correspond to the compensator, comparator and carrier signal generator, and power
stage, respectively. The total active area occupied by the buck converter is 0.1325
mm2. The prototype was tested for an input voltage of 1.8 V and an output volt-
age of 0.9 V. Table 6.4 summaries the performance of the prototype and compares












Figure 6.33: Buck converter die micrograph, I compensator (0.0985mm2), II com-
parator and carrier signal generator (0.0073mm2), and III power stage (0.0267mm2).

















Figure 6.34: Efficiency versus output power.
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Table 6.4: Buck converter performance summary
Parameters [107] [114] [115] This Work
Switching frequency 1 MHz 1 MHz 1 MHz 1 MHz
Maximum output current 600 mA 800 mA 500 mA 550 mA
Maximum power efficiency 97% 96% 90% 96%
Compensator quiescent current 30 µA - - 8.8 µA
Output ripple voltage < 10 mV 35 mV - < 5 mV
Settling time 7 µs - 9 µs 4.4 µs
Line Regulation 3 mV/V 9 mV/V - 0.3 mV/V
Load Regulation 16 mV/A 1.25mV/A - 4 mV/A
Area 1.32 mm2 1.82 mm2 3.04 mm2 0.1325 mm2
Technology 0.35 µm CMOS 0.35 µm CMOS 0.35 µm CMOS 0.18 µm CMOS
Figure 6.34 shows the measured efficiency versus output power. An efficiency
above 87% is achieved from 25 mW to 495 mW, and a maximum efficiency of 96% is
obtained at 110 mW. The total quiescent current of the compensator is 8.8 µA. The
efficiency and voltage ripple were measured using the setup shown in Section 5.9.1.






















Figure 6.35: Measurement setup for (a) load transient and (b) line transient.
erated by switching the connection between the output voltage Vo and the load
resistance RL using the power FET MTEST . In this test, a square signal at 2 kHz






Figure 6.36: Load transient response (x-axis = 20µs/div, VOUT y-axis = 50mV/div,
and IL y-axis = 200mV/div).
transient response of the prototype. For this test, a load-current step of 500 mA was
applied, and RL was chosen to be 1 Ω. In Figure 6.36, the voltage dip and voltage
surge were 49 mV and 52 mV, respectively. The system settled in the worst case
within 4.4 µs for an error of 2%. Good load regulation is achieved because of the
high DC loop gain (> 90 dB from simulations) and with careful PCB layout.
Fig. 6.35(b) shows the line transient measurement setup. The line transient test
was performed with a square signal of 1 Vpp at 2 kHz superimposed on a DC level
of 1.8 V. A driver between the waveform generator and the VIN pin of the buck
converter provides the input current required by the converter. Fig. 6.37 shows the
line transient response of the system. In this test, a voltage step at VIN from 1.8 V
to 2.8 V and vice versa was applied. From Figure 6.37, the voltage dip and surge








Figure 6.37: Line transient response (x-axis = 50µs/div, VOUT y-axis = 20mV/div,
and VIN y-axis = 1V/div).
6.5 Conclusion
1. A fully-integrated buck converter was presented. The two-phase converter
structure allows 50% reduction of the output current ripple. The proposed
converter delivers up to 400 mA at 1 V from a single 1.8 V voltage supply and
reaches a maximum power efficiency of 53%. Efficiency can be improved with
an enhanced inductor quality factor; for instance, an inductor with QL = 8
would yield an efficiency of 60% at 200 mA.
2. In addition, the design, implementation, and testing of a 3-switch dual-output
buck voltage regulator was presented. A proof-of-concept IC prototype of the
voltage regulator was fabricated in 0.5 µm CMOS technology. The experimen-
tal results show consistency with theoretical calculations. It has been demon-
strated that the implementation of a dual-output buck voltage regulator can
be feasible, reliable, cheap, and versatile. Specifically, the voltage condition
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VOUT1 ≥ VOUT2 must be satisfied to properly operate the converter, but the
best efficiency and transient performance is obtained when the current condi-
tion of IOUT1 ≥ IOUT2 is met. The proposed dual output converter achieves
efficiency and maximum output-current levels competitive with state-of-the-
art and does so using less static power and silicon area than previous solutions
[99]-[100].
3. Finally, the design, implementation, and experimental results of a compact
compensator that combines Gm-RC and Active-RC techniques to emulate the
conventional Type-III compensation was presented. The prototype reduces
the compensator’s area by more than 45%, and the total active chip area by
approximately 15% when compared with a similar design implemented with
the conventional Type-III compensation scheme. The prototype shows good
line/load regulation due to high DC loop gain and careful layout. In addition,
high efficiency is achieved over a wide output power range. The proposed buck
converter operates at 1 MHz of switching frequency and provides a maximum
output current of 550 mA.
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7. INTRODUCTION TO CLASS-D AUDIO AMPLIFIERS
7.1 Introduction
Class-D audio amplifiers have become very popular due to their inherent high
efficiency when compared to other types of audio amplifiers. This feature helps to
minimize the heat dissipation in high power applications and to extend the battery
life of portable products. They can be found in systems such as: MP3 players,
cellular phones, laptops, televisions, home theater systems, cars, and hearing aids.
This section introduces the basics of class-D audio amplifiers and their principles
of operation. Moreover, the main close loop class-D audio amplifier topologies and
performance metrics are presented. Practical design considerations for class-D audio
amplifiers are also provided.
7.2 Types of Audio Amplifiers
The purpose of an audio amplifier is to amplify the low power input audio signal
and drive a loudspeaker. Ideally, the amplifier must achieve low distortion and
high efficiency over the entire audio frequency range (i.e., 20 Hz to 20 kHz). Before
discussing class-D audio amplifiers in detail, the most common audio amplifiers will
be introduced.
7.2.1 Class-A
In class-A amplifiers, the current continuously flows through the output devices
and as a result, it achieves the best linearity performance when compared with the




In this topology, the current flows half of the period in each output device and as
a consequence, it can achieve a maximum theoretical efficiency of 78.5%. However,
it has inferior linearity performance than class-A amplifiers due to the crossover
distortion caused when the transistors are transitioning from on and off states.
7.2.3 Class-AB
A class-AB amplifier is a combination of class-A and class-B amplifiers. In this
topology, both output devices conduct at the same time near the crossover region;
thereby eliminating the crossover distortion of class-B amplifiers. Its efficiency per-
formance is similar to a class-B amplfier.
7.2.4 Class-D
In class-D amplifiers, the output is continuously switching between the rails at a
frequency much higher than the audio signal. This topology can achieve a theoretical
maximum efficiency of 100%, but its distortion is inherently high.
7.2.5 Class-G
This type of amplifier saves quiescent power by switching between multiple sup-
plies depending on the audio signal level. In an implementation with two supply
voltages, the amplifier is powered by a lower supply voltage (VDDL) when the output
signal level is below VDDL, and by a higher supply voltage (VDDH) when the output
signal level is above VDDL. This results in an efficiency improvement at small out-
put signal levels. A challenge in this topology is to minimize the distortion when
switching between supply voltages.
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7.3 Class-D Audio Amplifiers
The main advantage of class-D audio amplifiers is their inherent high efficiency
over other types of audio amplifiers as mentioned in the previous section. Class-
D audio amplifier applications can be classified based on the output power (POUT )
level: (1) low power (POUT < 5 W) and (2) high power (80 W < POUT < 1400
W) [116]. Low power applications include: cellular phones, MP3 players, portable
video games, hearing aids, notebooks/netbook computers, etc. These applications
are mostly portable and as a result, high efficiency is required to extend battery
life [116]. High power applications include: home audio, automotive audio, theaters,
etc. Reducing heat dissipation in these type of products is critical to decrease the
size of the heatsink and obtain a smaller and more cost effective product [116]. In
this dissertation, the emphasis is on low power applications.
Class-D audio amplifier architectures are classified under two categories: open
loop and closed loop. Both types of architectures will be described in the following
sub-sections.
7.3.1 Open Loop Class-D Audio Amplifier
7.3.1.1 Single-Ended Architecture
Figure 7.1 shows the open loop single-ended class-D audio amplifier architecture.
It consists of a carrier signal generator (typically a triangular or sawtooth waveform),
a comparator, an output stage, and an output filter. This system operates as follows:
The low-frequency audio signal is compared with the high frequency carrier signal
to generate the PWM signal with a duty cycle proportional to the average audio
signal. The PWM signal controls the power stage, which provides the necessary
power to drive the loudspeaker. Finally, a low pass filter, which must have flat
frequency response over the audio band (i.e., 20 Hz - 20 kHz), is used to remove the
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Figure 7.1: Single-ended open loop class-D audio amplifier architecture.
This architecture requires a well regulated supply voltage because its PSRR is
very poor within the audio band [117]. In addition, total harmonic distortion (THD)
and noise performance may suffer because there is no error correction (e.g., feed-
back) [118]. This topology can be powered from a single supply voltage (VDD) and
ground as the negative supply voltage (VSS). Nevertheless, a decoupling capacitor
(Cd) should be placed between the loudspeaker and amplifier to avoid any potential
damage caused by the DC bias component (i.e., VDD/2) to the speaker [119].
The single-ended class-D audio amplifier has the same building blocks as the
synchronous buck converter. However, the main differences between both circuits
are the following:
• The reference signal in a synchronous voltage converter is a DC voltage, while in
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the class-D audio amplifier, the reference is the audio signal. Hence, the duty
cycle in the synchronous buck converter is fixed while in the class-D audio
amplifier, it is continuously changing, but on average, it is 50% [120].
• Total harmonic distortion is a very important performance metric in the class-D
audio amplifier, while in a synchronous buck converter it is not.
• A synchronous buck converter only sources current to the load, while a class-D
audio amplifier can source or sink current to the load [120].
• The Ron of the power transistors are optimized differently for efficiency pur-
poses in synchronous buck converters when compared to class-D audio ampli-
fiers. In a synchronous buck converter, the power transistors are optimized
such that Ron,p < Ron,n for large duty cycles, and Ron,n < Ron,p for low duty
cycle (see Section 5 for details). In the case of the class-D audio amplifier, since
the average duty cycle is 0.5, Ron,n = Ron,p [120].
Figure 7.2 shows a suitable block diagram to implement a closed loop synchronous
buck converter or class-D audio amplifier in Simulink. The output filter F(s) and
compensator H(s) transfer functions can be implemented with the Transfer Fcn
block in Simulink. The comparator can be implemented with the Sum and Relay
blocks, and the carrier signal generator with the Repeating Sequence block. The
power stage can also be implemented with the Relay block. The reference voltage
in the synchronous buck converter and class-D audio amplifier can be implemented
with the Constant and Sine Wave blocks, respectively. Also, notice that in many
class-D audio amplifiers, the feedback is taken from the vsw node instead of the vout
node in the buck converter.
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Figure 7.2: System block diagram for the synchronous buck converter or class-D
audio amplifier in closed loop.
7.3.1.2 Bridge-Tied Load Architecture
Figure 7.3 shows the differential open loop class-D audio amplifier, also known
as bridge-tied load (BTL). The output stage is also known as a H-bridge. In this
architecture, the loudspeaker is driven by signals with an opposite phase in each side
and as a result, the differential voltage across the loudspeaker is doubled and the
output power is quadrupled when compared with the single-ended topology. Another
advantage of BTL is the inherent cancellation of even harmonics, which improves
linearity performance. However, these benefits come at the expense of increasing the
area and cost since this architecture requires twice the number of output stages and
inductors [117]. In some cases, twice the amount of comparators and carrier signal
generators are also required, but their areas are typically negligible when compared
with the occupied area by the output stage and output filter.
BTL architectures typically control the PWM signals that drive the power tran-
sistors in the H-bridge using two-level modulation also known as AD modulation
or three-level modulation also known as BD modulation. Figure 7.4 (a) shows how




















Figure 7.3: Differential open loop class-D audio amplifier architecture.
the inverse of PWM-. This can be obtained with the implementation shown in Fig-
ure 7.3 where the carrier signals are 180◦ out of phase. A class-D audio amplifier
implemented with two-level modulation has no significant common mode voltage at
the output [121] and the duty cycle of the PWM signal is 50% in the absence of
input signal [21]. Figure 7.4 (b) shows the generation of three-level modulation.
From Figure 7.4, it can be seen that PMW+ and PMW- are in phase and that the
differential PWM signal (i.e., PMW+ - PMW-) has three voltage levels. A class-D
audio amplifier implemented with three-level modulation has no output pulses in the
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Figure 7.4: (a) Two-level (b) three-level modulation signals.
7.3.2 Closed Loop Architecture
In this section, class-D audio amplifier topologies that employ feedback to improve
PSRR and linearity are discussed.
7.3.2.1 Closed Loop Pulse Width Modulation Topology
Figure 7.5 shows a first order closed loop PWM class-D audio amplifier. The loop























Figure 7.5: Single-ended PWM closed loop class-D audio amplifier architecture.
whereGmod is the supply voltage (VDD) over the peak-to-peak amplitude of the carrier
signal (Vc,pp). For example, when VDD = 5 V and Vc,pp = 2.5 V, Gmod = 2 V/V.
Parameter A(s) represents the amplifier transfer function. Assuming A(s) = Ao/(1+
















, ωp2 = Aoωpo





7.3.2.2 Closed Loop ∆Σ Topology












Figure 7.6: Single-ended closed loop ∆Σ class-D audio amplifier architecture.
of a loop filter, single-bit quantizer (comparator), power stage, and output filter. The
quantizer (comparator) is 1-bit since it drives the power switches; however, a 1.5 bit
topology can be employed in a fully differential architecture with three-level modula-
tion [122]. The ∆Σ architecure provides inherent noise shaping characteristics which
minimizes the noise in the audio band, and as a result, improves SNR performance.
Moreover, the ∆Σ architecture can potentially achieve better EMI performance than
PWM since its high-frequency energy is distributed over a wide frequency range and
it is not concentrated over the harmonics of the switching frequency [119].
The typical clock frequencies are between 3 MHz and 6 MHz [119] to avoid ef-
ficiency degradation due to an increase in switching losses. Low clock frequency
implies low over-sampling ratio (OSR) and as a result, a high order loop filter (e.g.,
> 5th order) is required to achieve high SNR performance. The loop filter’s zeros are
typically placed to achieve noise-shaping in the audio-band, while the poles should
be carefully placed to avoid instability at high input amplitudes [123]. This high
order filter increases the quiescent power consumption and hence, it may be an issue
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in low-power applications. In [124], a quantizer with dynamic hysteresis reduces the
equivalent switching frequency of the amplifier to decrease switching losses. Dynamic
hysteresis also provides stability over a wide range of input amplitudes.
7.3.2.3 Closed Loop Hysteretic Topology












Figure 7.7: Single-ended closed loop hysteretic class-D audio amplifier architecture.
architecture is very simple, and it does not require a carrier signal generator as is the
case with PWM topologies or a complicated modulator required by ∆Σ architectures.
As a result, hysteretic architectures can save area and quiescent power. The loop
switching frequency of this architecture is given by [117]:
fs =
1−M2
4 · h · R2C1 (7.4)
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where h is the ratio between the hysteresis window of the comparator and supply
voltage VDD, and M is the modulation index. A drawback of this architecture is
that fs is not constant, and it varies with the modulation index. This variation in fs
makes synchronization with other switching circuits in the system difficult [119] and
complicates electromagnetic interference shielding in electronics equipment. In multi-
channel systems, audio intermodulation products are produced by the difference in
switching frequencies among channels [117].
7.3.2.4 Sliding Mode Control
The power stage of a class-D audio amplifier is a variable structure system (VSS)
in nonlinear control theory, and as a result, its controller can be implemented with
a nonlinear control method such as sliding mode control. Sliding mode control de-
velopment started in the 1950s in the Soviet Union and has been applied to systems
such as power converters, aircrafts, robotics, etc [125]. Sliding mode provides ro-
bustness to parameter variations, rejection to external perturbations, and relatively
simple implementations [125].
To the author’s knowledge, the first class-D audio amplifier with sliding mode
control was proposed in 1998 [126]. Nevertheless, it was not until late in 2000s
that the first monolithic class-D audio amplifiers based on sliding mode control were
implemented [64]-[66]. These implementations achieve good linearity performance
and very low quiescent power consumption, which make them very attractive in
portable applications. In the next section, a class-D audio amplifier with integral
sliding mode control is proposed to further reduce the quiescent power consumption.
Figure 7.8 shows the block diagram of a class-D audio amplifier with sliding













Figure 7.8: Class-D audio amplifier based on sliding mode control block diagram.
7.3.3 Digital Class-D Audio Amplifiers
Analog input class-D audio amplifiers require a digital-to-analog converter (DAC)
at their input to convert the digital audio signal to analog as shown in Figure 7.9 (a).
A digital input class-D audio shown in Figure 7.9 (b) uses digital PWM to remove
the DAC from the system solution. The input x[n] to both systems in Figure 7.9 can
be digital data from an MP3 file, CD, DVD, etc. [118]. The Σ∆ stage is necessary
to decrease the PWM carrier signal frequency to acceptable values [127]. Digital
class-D audio amplifiers are mostly open loop systems as shown in Figure 7.9 (b),
and they can achieve good SNR and THD performance at the expense of high clock
rates provided a well regulated supply voltage is used [117]. As in analog solutions,
a feedback loop can improve PSRR and THD performance [127]. Nevertheless, this
requires an analog-to-digital converter to cover the analog output signal to the dig-
ital domain, which increases power consumption. Open loop digital class-D audio




















Analog Class-D Audio Amplifier
x[n]
Figure 7.9: Audio system with (a) analog and (b) digital input class-D audio ampli-
fier.
the system’s efficiency and hence, extend battery life. Other applications include:
television sets and home-theatre systems [117].
7.3.4 Filter-Less Class-D Audio Amplifiers
The main drawback of class-D audio amplifiers is the large occupied board space
and high cost of the output filter (i.e., inductor). In low-cost, low-power applications
such as audio amplifiers for cellular phones, the price of the output filter could be
larger than the amplifier IC [119]. To deal with this issue, class-D audio amplifiers
without output filter, also called filter-less class-D audio amplifiers, have been pro-
posed. Figure 7.10 shows a typical filterless class-D audio amplifier implementation
that employs BD-modulation to reduce the high frequency energy [117]. In this ar-
chitecture, the loudspeaker is used as a low pass filter. Figure 7.11 shows a simplified
model for the loudspeaker [118], where LC and RC are the voice coil inductance and
resistance, respectively. The minimium required inductance in a filter-less class-D
audio amplifier to achieve good audio efficiency is given by [118]:
Lc ≥ Rc


















Figure 7.10: Filter-less class-D audio amplifier with BD-modulation.
RcLc
Figure 7.11: Simplified loudspeaker model.
In this architecture, it is recommended to place a highly inductive speaker as close as
possible to the amplifier to reduce high frequency power dissipation and EMI [119]. If
EMI is of concern, a 2nd order low-pass filter implemented with ferrite beads instead
of inductors can be used. The cut-off frequency of this filter is typically between
5 MHz and 10 MHz to attenuate the high frequency components that could cause
EMI [129].
7.3.5 Performance Metrics of Class-D Audio Amplifiers
Class-D audio amplifiers specifications include: efficiency, total harmonic distor-
tion (THD), total harmonic distortion plus noise (THD+N), signal-to-noise (SNR),
power supply rejection ratio (PSRR), and power supply intermodulation distortion
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(PS-IMD) [21], [130]-[133].
Basic class-D audio amplifier characterization requires the following measurement
equipment: power supplies, power resistors, multi-meter, oscilloscope, very low dis-
tortion signal generator, and audio signal analyzer or spectrum analyzer [21], [130]-
[131].
7.3.5.1 Efficiency
Figure 7.12 shows an efficiency measurement setup for class-D audio amplifiers.






















Figure 7.12: Testbench setup for efficiency measurements.
class-D audio amplifier and its value is typically in the range of milli-Ohms (i.e., 100
mΩ) [21], [130]. Resistor R2 is used to measure the output current (IOUT = VR2/R2)
and its value should be smaller (typically 1/10) than ZL [21]. Resistors R1 and R2
are typically power resistors since they need to handle high power dissipation. The
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efficiency is typically measured by sweeping the amplitude of a 1 kHz sinusoidal

















The output power can be also calculated from the rms voltage measurement on
the audio analyzer [131]. The audio analyzer can provide output power readings for
an assumed load resistance.
7.3.6 Total Harmonic Distortion
The total harmonic distortion test is performed with a highly linear sinusoidal
signal at the input of the system (i.e., audio analyzer outputs), and the output
spectrum can be measured with the audio analyzer inputs as shown in Figure 7.13.


















Figure 7.13: Testbench setup for THD, THD+N, and SNR measurements.
but due to the non-linearities of the amplifier, the output waveform consists of the
fundamental tone of the input sine wave plus integer multiples (harmonics) of the
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input frequency. The percentage (%) of total harmonic distortion in a class-D audio
amplifier is given by:

























where H1 is the power level of the fundamental frequency, Hk is the power level
of the kth harmonic, and k is the maximum harmonic below the upper limit of the
audio frequency band (i.e., 20 kHz) [21]. The lower the total harmonic distortion,
the better the audio quality.
7.3.7 Total Harmonic Distortion Plus Noise
The total harmonic distortion plus noise (THD+N) test includes the effects of
the distortion, noise, and other undesired signals (within the audio band) in one
measurement [130]. The total harmonic distortion plus noise can be expressed as [21]:



























when n is the noise voltage level. Both, THD and THD+N measurements are usually
reported versus output power and versus frequency [21], [131]. THD and THD+N
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versus output power measurements are typically performed with a 1 kHz sinusoidal
signal [131].
7.3.8 Signal-to-Noise Ratio
The signal-to-noise ratio is defined as the maximum output voltage compared to
the integrated noise floor over the audio bandwidth. The integrated noise floor can
be measured by connecting the inputs of the class-D audio amplifier in Figure 7.13







where VRMS,N and VRMS,OUT are the integrated RMS noise floor and maximum RMS
output voltage.
7.3.9 Power Supply Rejection Ratio and Power Supply Intermodulation Distortion





















Figure 7.14: Testbench for PSRR and PS-IMD measurements.
197
with a sinusoidal signal (typically 100 mV amplitude) superimposed on a DC voltage
level of VDD while the inputs of the class-D audio amplifier are AC grounded. The
driver is added between the waveform generator, and the VDD of the class-D audio
amplifier to provide the required current. This driver is particularly necessary since
a waveform generator is not capable of providing currents above a few milliamps.







where VOUT is the output voltage, and VDD is the AC magnitude at the output of
the driver.
The power supply intermodulation distortion test can be done using the same
test measurement shown in Figure 7.14, but the inputs of the class-D audio amplifier
are connected to a sinusoidal signal instead of AC ground [132]-[134]. More details
about this test will be provided in Section 8.4.
7.3.10 Practical Considerations
As mentioned previously in this section, class-D audio amplifiers and buck con-
verters have abundant similarities and possess the same building blocks. Hence,
the practical design considerations provided in Section 5 for the comparator, carrier
signal generator, output power stage, layout, printed circuit board, etc. apply for
class-D audio amplifiers as well [21].
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8. A LOW QUIESCENT POWER HIGH-PSRR CLASS-D AUDIO AMPLIFIER∗
8.1 Introduction
Portable electronics’ demands for low power consumption to extend battery life
and reduce heat dissipation mandate efficient, high-performance audio amplifiers.
Class D amplifiers’ (CDAs’) high efficiency makes them particularly attractive for
portable applications. However, their inherently high distortion and poor power sup-
ply rejection ratio (PSRR) relative to linear amplifiers (e.g., class AB) often preclude
their use in portable applications. To overcome these challenges, the complexity and
power consumption of the CDAs are typically increased. Thus, the main challenge is
to design a class-D audio amplifier that has high efficiency and good linearity while
improving the PSRR and minimizing the controller’s power consumption.
Class-D amplifiers comprise several main topologies. Architectures based on
pulse-width modulation (PWM), cf. Figure 8.1, are perhaps the most popular and
have been used as controllers for the class-D amplifiers for many years. Open-
loop architectures require a precise carrier signal to achieve low distortion [135].
Closed-loop architectures do not require as precise carrier because the CDA loop
gain supresses carrier distortion [136]. However, closed-loop architectures nonethe-
less need a carrier signal generator block and these architectures often must consume
considerable power to achieve low distortion [132]. Alternatively, some CDAs com-
prise a single-bit ∆Σ modulator as shown in Figure 8.2, but ensuring stability over
all modulation indices mandates high controller power [124]. Multi-bit quantizers
∗Reprinted with permission from “A Low-Power High-PSRR Clock-Free Current-Controlled Class-D
Audio Amplifier,” by J. Torres et al., IEEE J. Solid State Circuits, vol. 46, issue 7, pp. 1553-1561,

























Figure 8.2: Single-bit ∆Σ class-D audio amplifier architecture.
could improve ∆Σ modulators stability, but nevertheless entail high quiescent power
and considerable complexity. In [137], a self-oscillating CDA as shown in Figure 8.3
with low distortion is presented; however, the modulator consumes a considerable
amount of power. Architectures using variable structure control (VSC) based on
sliding mode control (SMC) as shown in Figure 8.4 can decrease the power consump-























Figure 8.4: Sliding mode control class-D audio amplifier architecture.
this approach is prone to high-frequency noise, as it requires a differentiator in the
feedback loop. Also, this topology has a limited power supply rejection ratio (PSRR)
in the audio band because the differentiator’s low-frequency attenuation reduces the
loop gain. To overcome this limitation, we propose a CDA with integral sliding mode
control (ISMC) [63] to increase the low-frequency loop gain above that in [64]-[66]
and to keep the controller power consumption low.
This section presents a clock-free current-controlled CDA using integral sliding
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mode control. The proposed CDA provides the low distortion and high efficiency
benefits of state-of-the-art CDAs, but consumes at least 30% less controller power.
Additionally, the proposed design improves the PSRR mainly due to good matching.
Also, improvement of PSRR is obtained by higher loop gain within the audio band
when compared with [64]-[66].
This section is organized as follows: Section 8.2 discusses the design of the pro-
posed architecture. The circuit implementation is described in Section 8.3. Sec-
tion 8.4 presents the experimental results, and Section 8.5 provides the conclusions.
8.2 Design of the Proposed Class-D Architecture
Figure 8.5 shows the block diagram of the proposed architecture. This topology
consists of two feedback loops and four main building blocks. The outer voltage loop
Figure 8.5: Block diagram of the proposed class-D amplifier.
minimizes the voltage error between the input and output audio signals, and the
inner current loop contains information proportional to the inductor current which
is necessary to implement the controller, as will be explained later in this section.
The building blocks are the integral sliding mode controller, a hysteretic compara-
tor, an output stage, and an off-chip low-pass filter (LPF). The ISMC processes
the necessary information to generate the binary modulated signal. The hysteretic
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comparator obviates the carrier signal generator that would have been required in
conventional architectures based on PWM [132]. The output stage provides the re-
quired current-drive capability for an 8-Ω loudspeaker, and the output filter recovers
the audio signal. This architecture can achieve good linearity, high efficiency, and
high power supply rejection while consuming low quiescent power and small silicon
area. However, its switching frequency is variable and as a result, EMI is unpre-
dictable and synchronization with other switching circuits in the system is difficult.
The audio amplifier implements a tracking system governed by a control law, defined
with the switching function [138]-[140] given by
s(ve, vi) = kI
∫
ve(t)dt − vi(t), (8.1)
where kI is an integration constant whose value ensures stability and fast transient
response, ve(t) is the voltage error function defined as
ve(t) = vin(t) − vout(t), (8.2)
and vi(t) is a sensed voltage proportional to the inductor current iL(t).
The ISMC retains all the properties of variable structure control (VSC) with
sliding-mode operation such as simple design, stability, robustness, and good tran-
sient response. Moreover, the ISMC forces the system to operate with sliding mode
under any initial condition [63]. This property guarantees robust system operation
from any starting point. The ISMC’s integrator nulls the steady-state voltage er-
ror, and the closed-loop dynamics reduce high-frequency noise [138]. Furthermore,
sensing the current across the output inductor improves the dynamic response of the
amplifier [138], [141].
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The system can be proven to be asymptotically stable with the equivalent control
method analysis [63], as derived in the Appendix C. This method consists of deter-
mining the dynamics of the system on the switching surface, i.e. s(ve, vi) = 0. The
sliding-equilibrium point of the proposed architecture is a stable focus because the
eigenvalues of the system are complex with negative real part. Moreover, the final
value theorem (FVT) shows that the steady-state response of the equivalent control
model tracks the input signal [66].
8.3 Building Blocks Implementation
8.3.1 Integral Sliding Mode Controller
Figure 8.6 shows the schematic of the implemented CDA. The blocks marked as I,






































Figure 8.6: Proposed class-D audio amplifier implementation, I ISMC, II comparator,
III output power stage, IV LPF.
204
Examining the node vs±(t) one obtains the switching function implemented as
s(ve, vi) = kI
∫
[vin±(t)− vout∓(t)] dt− vi(t), (8.3)
where
vi(t) = ks ·Rs · iL(t)
= ks [vc±(t)− vout±(t)]
= ks [vc±(t) + vout∓(t)] (8.4)
represents the voltage proportional to the current iL(t) across the inductor and ks =
RD/RC . Equations (8.3) and (8.4) describe the implemented controller circuit. The
proposed CDA uses two external precision resistors (Rs) in series with the filter in-
ductor to sense the inductor current and to feed it back to the controller. The value
of these resistors was chosen high enough to sense the voltage across the resistor
but sufficiently small to minimize its impact on the power efficiency of the system.
Figure 8.7 shows the tradeoff between the Rs value and the efficiency of the CDA
when Vin = 2 Vpp; the smaller Rs, the higher the efficiency. However, an excessively
small value of Rs could be comparable to parasitic board/package resistances, reduc-
ing measurement accuracy. We choose Rs = 100 mΩ to achieve both good accuracy
and high efficiency, we choose ks= 10 to have a voltage vi(t) directly proportional to
iL(t). Note that other current sensing techniques could be employed in the ISMC ar-
chitecture to improve efficiency and/or to reduce the external component count [57].















Figure 8.7: Efficiency versus Rs for Vin= 2 Vpp.

















where HDN is the N
th harmonic distortion component of the amplifier in open loop
and βA is the loop gain of the amplifier. As can be seen from (8.5), the larger the loop
gain, the better the THD. Hence, good THD mandates sufficiently high amplifier gain
bandwidth product (GBW). Figure 8.8 depicts the trade-off between CDA’s THD
and the amplifier GBW. For GBW < 1 MHz, the THD performance is considerably
degraded, and > 10 MHz there is no considerable THD enhancement. Thus, we
choose GBW = 10 MHz to achieve high THD and minimize power consumption.
The integrator (A1), on the other hand, only needs to process low-frequency audio
signals (not the high-frequency switching signal); hence GBW = 600 kHz suffices
for the (fully differential) integrator. The lossy integrator resistors RB limit the
low-frequency gain to prevent the amplifier from saturating [124].
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Figure 8.8: THD versus GBW of the current sensing amplifier (A2).
Both the lossy integrator (A1) and current sense (A2) amplifiers are two-stage-
Miller compensated [78] and consume 35 µA and 90 µA of static current, respectively.
Figure 8.9 shows the transistor-level implementation of the amplifiers. The DC open-




(gds1 + gds2) · (gds3 + gds4) , ωp1 =






where gmi and gdsi (for i = 1, 2, 3, 4) represent the transconductances and con-
ductances of the transistors, respectively. Parameter Cc is the Miller compensation
capacitor, and zero ωz1 = 1/(RcCc) is used to increase the phase margin. Amplifier
(A1) has a DC open-loop gain of 68 dB and a phase margin of 59
◦ and amplifier (A2)
has a DC open-loop gain of 62 dB and a phase margin of 45◦.
The lossy-integrator has kI = 1/RACA = 1.78·105 for fast transient response [65],
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Figure 8.9: Fully differential two-stage amplifier implementation.
where RA = 280 kΩ , and CA = 20 pF. Resistor RB was implemented with a T-
network structure to save die area.
8.3.2 Hysteretic Comparator
The comparator consumes only 50 µA and has internal positive feedback [142] to
generate a ±10 mV hysteresis window such that the CDA runs at approximately 380
kHz [143]. The schematic of the comparator is shown in Figure 8.10. The comparator
consists of two stages: the input preamplifier to improve the comparator sensitivity
and a positive feedback or decision stage. An output buffer (not shown) converts the
output into a rail-to-rail signal. The transconductance gm of M1 determines the 1st
stage gain, and the size W, L ofM1 determines the input capacitance Cin. To ensure
high speed, the circuit has no high-impedance nodes other than the input and output
nodes. The decision circuit uses positive feedback from the cross-gate connection of






















Figure 8.10: Hysteretic comparator implementation.
















Transistor M6 increases the switching point to the desired DC common mode level.
The output buffer is a NAND SR latch to convert the output of the decision circuit
to a full swing signal.
Figure 8.11 shows the variation of the average switching frequency versus nor-
malized input amplitude. As shown in the figure, the average switching frequency
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Figure 8.11: Average switching frequency versus normalized input amplitude (
Vin,peak
VFS
, where VFS = 2.7 V ).
reduces from 400 kHz to 210 kHz as the peak input amplitude increases. This
switching frequency variation could be reduced by monitoring the input amplitude
and decreasing the comparator hysteresis as the input amplitude increases [137].
8.3.3 Output Power Stage
We designed the output buffer to minimize the dynamic power dissipation without
degrading the propagation delay, and we reduced the short-circuit current with a non-
overlap configuration [144]. In addition, we minimize conduction losses by reducing
the CMOS on-resistance Ron. The calculations yielded a tapering factor between
stages T = 11, a number of inverters N = 4 with and Ron = 220 mΩ. The dimensions
of the PMOS power switch are W = 27000 µm and L = 0.6 µm and the dimensions
of the NMOS power switch are W = 9000 µm and L = 0.6 µm.
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8.3.4 Output Filter
The off-chip 2nd-order LPF was designed with a cutoff frequency of 20 kHz,
with L = 45 µH, C = 1.5 µF, and an 8 Ω speaker. We chose a Butterworth filter
approximation to achieve flat magnitude response within the audio band. The design
of the integral sliding mode controller relies on the value of the elements in the low-
pass filter as mentioned in Appendix C. Therefore, the proposed topology could be
if necessary converted into a filterless architecture by calculating the coefficients of
the integral sliding mode controller according to the speaker model [145] to obtain
the highest performance possible.
Figure 8.12: Class-D amplifier die micrograph, I controller (0.430mm2), II compara-
tor (0.033mm2), and III output stage (1.190mm2).
8.4 Experimental Results
The class D audio power amplifier was fabricated in 0.5 µm CMOS standard
technology (VTHN = 0.7 V, VTHP = -0.9 V) and tested with a System One Dual
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Domain Audio Precision instrument using a 2.7-V single voltage supply. The chip
was encapsulated in a DIP 40 package. For details on measurement setup to obtain
performance metrics of class-D audio amplifiers refer to section 7.3.5. Figure 8.12
shows the die micrograph of the fabricated CDA where blocks I, II, and III correspond
to the ISMC, comparator, and output power stage, respectively. The total active area
occupied by the class-D audio amplifier is approximately 1.65 mm2. The class-D
Output Stage 
   1.02 mW
Comparator 
   0.14 mW
        A1
   0.24 mW
        A2








        A1




Figure 8.13: (a) Power and (b) area distribution of the proposed audio amplifier.
amplifier quiescent power distribution is shown in Figure 8.13(a). The output stage
consumes 68% of the total quiescent power and the current-sense amplifier (A2)
consumes approximately half of the controller’s power. The area distribution of the
class-D audio amplifier is presented in Figure 8.13(b). The power stage occupies
around two thirds of the total area. On the other hand, the comparator represents
only 2% of the total area.
The output spectrum of the system with Vin = 2.82 Vpp at 1 kHz is illustrated
in Figure 8.14. As shown in the figure, the difference between the fundamental tone
and the higher harmonic (HD3 = 3fin) is > 70 dB.
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Figure 8.14: Class-D audio amplifier output FFT when Vin = 2.82 Vpp at 1 kHz.























Figure 8.15: Class-D audio amplifier a) THD+N and b) efficiency versus output
power.
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Figure 8.16: Class-D audio amplifier PSRR and SNR versus frequency.
The total harmonic distortion plus noise (THD+N) and the efficiency (η) perfor-
mance of the CDA are shown in Figure 8.15. A THD+N of 0.02% and an efficiency
of 84% were measured. The proposed system achieves a maximum output power of
410 mW for 7% THD+N. Thus, the system can provide approximately 90% of the
maximum theoretical power. The voltage drop across Rs limits the maximum output
voltage swing and hence limits the maximum power.
Figure 8.16 shows the PSRR and SNR versus frequency. A maximum PSRR of 82
dB was obtained while applying a sine-wave ripple of 100 mVpp on the power supply.
The SNR was measured with respect to 410 mW into an 8 Ω resistor [124] and was
better than 90 dB across the entire audio band.
Class-D audio amplifiers may experience power-supply-induced intermodulation
distortion (PS-IMD) [133]. We performed the power supply induced intermodulation
test with an input voltage signal of 2 Vpp at 1 kHz and sinusoidal power-supply ripple
of 300 mVpp at 217 Hz superimposed on the DC level. A driver between the waveform
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Figure 8.17: Power supply induced intermodulation distortion measurement.
generator and the VDD pin of the class-D amplifier provides the current required
by the CDA as previously explained in section 7.3.9. Figure 8.17 shows that the
difference between the intermodulation products (783 Hz and 1217 Hz) and the
fundamental is approximately -90dBc.
Table 8.1 compares the performance of the presented CDA to that of the state-of-
the-art audio amplifiers. We have included both controller’s power Pc and quiescent
power PQ because we do not have complete information about the total quiescent
power of previous works. Compared to previously published CDAs, the proposed
clock-free current-controlled CDA consumes at least 30% less controller power.
8.5 Conclusion
This section has presented the design, implementation, and experimental results
of a high PSRR clock-free current-controlled class-D amplifier. The proposed audio
amplifier is based on integral sliding mode control to ensure robust operation and
to provide zero steady-state error. The prototype has linearity and efficiency com-
parable to the state-of-the-art yet requires 30% less controller power and improves
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the PSRR. Furthermore, we measured a power supply induced intermodulation dis-
tortion of approximately -90 dBc for an input voltage signal of 2 Vpp at 1 kHz and
sinusoidal power-supply ripple of 300 mVpp at 217 Hz superimposed on the DC level.
Table 8.1: Performance summary
Design [132]2005 [124]2005 [122]2008 [146]2007 [137]2010 [64]2007 [65]2009 [147]2012 This Work2011
Pc (mW) - 50.00 - - 40.00 5.40 0.68 - 0.47
PQ (mW) 14.98 194.00 39.00 35.00 - - - - 1.49
Ic (mA) - 10.00 - - 8.00 2.00 0.25 - 0.17
IQ (mA) 4.70 12.00 7.80 7.00 - - - 3.02 0.55
PSRR (dB) 70 67 - 68 70 70 77 88 82
SNR (dB) 98 - - 102 117 65 94 92 100
THD (%) 0.030 0.001 0.020 0.01 0.001 0.080 0.020 0.018 0.02
η (%) 76 88 87 85 85 91 89 85.5 84
Supply (V) 4.2 5.0 5.0 5.0 5.0 2.7 2.7 2.7-4.9 2.7
Load (Ω) 8 6 4 8 8 8 8 8 8
fs (kHz) 410 450 3000 1800 600 500 450 320 380
POUT (mW) 700 10000 1000 1400 1400 200 250 1150 410
Area (mm2) 0.44 10.15 6.00 - 6.00 4.70 1.49 1.01 1.65
Process 90nm 0.6µm 0.35µm - 0.7µm 0.5µm 0.5µm 180nm 0.5µm
DCMOS BCDMOS CMOS CMOS CMOS CMOS CMOS CMOS
Topology PWM Σ∆ Σ∆ Σ∆ Hysteretic SMC SMC PWM ISMC
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9. SUMMARY
In this dissertation, design techniques to reduce circuit’s area and/or quiescent
power have been presented. A unified comparative study of capacitor-less LDO volt-
age regulators has been shown. Five CL-LDO regulator architectures were designed,
fabricated, and tested under common design conditions. Trade-offs between the ar-
chitectures and performance were highlighted.
Area reduction techniques for the output filter, output power stage, and com-
pensator of the buck converter were proposed. The design and simulation results
of a fully-integrated buck converter were presented. The use of additional post-
fabrication processes has to be explored to boost the output inductor quality. Fully
integrated power converters with high efficiency and good regulation will be neces-
sary for future portable devices. Moreover, the design of an integrated single-input
dual-output buck converter has been demonstrated. The converter presented high
efficiency and good regulation performance. In addition, the design, implementation,
and experimental results of a monolithic PWM voltage mode buck converter with
compact Type-III compensation is shown. The prototype reduces the compensator’s
area by more than 60 %, and the total active chip area by approximately 25 %
when compared with a similar design implemented with the conventional Type-III
compensation scheme.
Finally, the design and implementation of a class-D audio amplifier using integral
sliding mode control has been presented. The amplifier consumes 30 % less power
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APPENDIX A
LDO VOLTAGE REGULATOR PERFORMANCE DEFINITIONS
This appendix provides low drop-out voltage regulator performance definitions.
• Stability: it is quantified by measuring the phase margin at the loop’s unity
gain frequency.
• Load transient: quantifies the peak output-voltage excursion and signal set-
tling time when the load-current is stepped.
• Load regulation: quantifies the voltage variation at the output when a change
in the load-current happens but it is measured once the output voltage is in
steady-state.
• Power supply rejection: refers to the amount of voltage ripple at the output
of the LDO coming from the ripple at the input.
• Line transient: measures the output voltage variation in response to a voltage
step at the input of the LDO regulator.
• Line regulation: quantifies the voltage variation at the output when a change
in the input voltage happens but it is measured once the output voltage is in
steady-state.
• Noise: refers to the thermal and flicker noise in transistors and resistors in
LDO voltage regulator .
• Drop-out voltage: it is the minimum difference between the input and
output volt- ages at which the circuit ceases to regulate.
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• Quiescent current: it is the difference between the input current of the LDO
voltage regulator and load current.
• Efficiency: it is defined as the ratio of the output power over the input power.
239
APPENDIX B
FUNDAMENTALS OF SLIDING MODE CONTROL∗
This appendix presents the fundamentals of sliding mode control (SMC) theory.
It begins with an introductory example to illustrate its principles of operation, and
to highlight its main characteristics. Additionally, a formal description of the sliding
mode controller, and the switching function, is given. Furthermore, the analysis
of stability, based on the Lyapunov function approach and the equivalent control
approach, is explained. Finally, the derivation of the switching function and the
stability proof, for the particular case of the second-order low-pass filter employed in
the design of the systems described in this dissertation, are detailed.
B.1 An Introductory Example
The first developments of sliding mode control (SMC) occurred in the 1950s as
a consequence of the analysis of discontinuous variable structure systems (VSS). A
variable structure system consists of a set of continuous subsystems together with a
switching logic. Therefore, the variable structure control (VSC) with sliding modes
consists on selecting the parameters of each one of these substructures to define the
switching logic of the system. The most outstanding feature of variable structure
control is its ability to result in very robust control systems, insensitive to parametric
uncertainty, and external disturbances [63], [85], [148], [149].
The basic idea of variable structure control with sliding modes, or simply sliding
mode control, can be illustrated by analyzing the second order system shown in
∗Reprinted with permission from “Design and implementation of switching voltage integrated cir-








Figure B.1: Model of a simple variable structure system.



























4 when s(x1, x2, t) > 0
−4 when s(x1, x2, t) < 0
(B.2)
and s(x1, x2, t), defined as







represents the switching function, which will be defined later in the appendix.
Therefore, the second-order system, in equation (B.1), is analytically defined in
two regions of the phase plane, i.e. the x1-x2 plane, by two different mathematical
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The phase portraits, i.e. the trajectories of the state-space variables in the phase
plane for different initial conditions, for the models in equations (B.4) and (B.5)
are shown in Figure B.2. Figure B.2(a) corresponds to the state-space model in
equation (B.4) and represents the first region of operation, i.e. region I. Observe
that the equilibrium point is an unstable focus [149], i.e. positive eigenvalues with
imaginary part, at the origin. On the other hand, the second region of operation, or
region II, is represented by the phase portrait, of the state space model expressed in
equation (B.5), in Figure B.2(b). Notice that, in this case, its equilibrium point, at
the origin, is a saddle point [149], i.e. one positive and one negative real eigenvalues,
and therefore, it is stable for only one trajectory.
The variable s(x1, x2, t) in equation (B.3) describes lines dividing the phase plane
into the regions of operation where s(x1, x2, t) has different sign. Such lines are called
switching lines and s(x1, x2, t) is called the switching function. The switching lines
occur whenever s(x1, x2, t) = 0 and are known as the switching surfaces. Hence, the
feedback control u(t) switches according to the sign of s(x1, x2, t). For example, the
switching function in equation (B.3) defines the phase portrait, of the second-order
system in equation (B.1), as illustrated in Figure B.3. The phase plane is divided into
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Figure B.2: Phase portraits of the second-order system in equation (B.1) for (a) Re-
gion I when s(x1, x2, t) < 0 and (b) Region II when s(x1, x2, t) > 0.
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regions of operation, each one of them linked to the state-space systems in equations
(B.4) and (B.5). The switching function controls the switching logic to stabilize the
system for any given initial condition.













s(x1, x2) = 0
Figure B.3: Phase portrait of the second-order system in equation (B.1) with sliding
mode.
The phase trajectories, plotted in the phase portrait of Figure B.3, correspond
to the two modes of operation of the system. The first part is the reaching mode,
also called nonsliding mode, in which a trajectory starting at any initial condition
moves toward a switching line and reaches the line in finite time. The second part
is the sliding mode, in which the trajectory asymptotically tends to the origin of the
phase plane. This displacement is called sliding because in the ideal case, the system
switches at infinite frequency, causing a sliding behavior of the particular trajectory.
During the control process, the variable structure system, in equation (B.1), varies
from one structure to another, thus earning the name variable structure control. The
control is also called sliding mode control to emphasize the important role of sliding
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mode [63], [85], [148], [149].
B.2 Sliding Mode Controller
The switching function represents the sliding mode controller, i.e. the control law,
of a variable structure system. Hence, if the variable structure system is expressed
in the controllable canonical form [150]-[152] as
d
dt
x(t) = Ax(t) + Bu(t) (B.6)
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c1 c2 · · · cn
)
(B.11)
and xn(t), u(t), and y(t) are the state variables of the system, the control input, and
the output of the system, respectively. Then, the function
s(x, t) = k1x1(t) + k2x2(t) + · · · + knxn(t) (B.12)
defines the switching surfaces in the nth space, when s(x, t) = 0. The coefficients in
the switching function define the characteristic equation of the sliding mode if the
system model is described in the controllable canonical form [63], [85], [148], [149].
In the same way, the control law can be designed such that the output of the
system y(t) asymptotically tracks a reference signal r(t). Therefore, if the variable
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where e1(t) = r(t) - y(t) is the error function, en(t) is the control input, and n
is the order of the system to be controlled. The control input, defined in equation
(B.14), is the linear combination of all canonical state variables [85], [149], and whose
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coefficients are chosen in such way that the polynomial, in equation (B.15), meets
the Hurwitz criterion [150]-[152], i.e. all its roots have negative real part.
en(t) = − [k1e1(t) + k2e2(t) + · · · + kn − 1en − 1(t)] (B.14)
P (s) = kns
n − 1 + kn − 1sn − 2 + · · · + k1 (B.15)
Then, the switching function in equation (B.16) represents the (n - 1) dimensional
surface where the points of discontinuity merge [85].
s(e, t) = k1e1(t) + k2e2(t) + · · · + kn − 1en − 1(t) + knen(t) = 0 (B.16)
B.3 Stability Analysis
Variable structure systems operating under sliding mode control consist of two
parts, the reaching mode and the sliding mode. Therefore, the analysis of stability
must demonstrate that (1) the trajectory of a given state moves toward and reaches
the sliding surface, and (2) the state asymptotically tends to the equilibrium point
of the system.
B.3.1. Reaching Mode Condition
The reaching mode condition can be analyzed by employing the Lyapunov func-




sT (x, t)s(x, t) (B.17)
a global reaching condition is given by
d
dt
v(x, t) < 0 (B.18)
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when s(x, t) 6= 0 [85], [149].
B.3.2. Sliding Mode Condition
The convergence of a variable structure system to its equilibrium point, also called
sliding equilibrium point or quasiequilibirum point [153], can be found by analyzing
the qualitative behavior [149], i.e. calculating the eigenvalues, of the equivalent
variable structure system when
d
dt
x(t) = Ax(t) + Bueq(t) = 0 (B.19)
s(x, t) = 0 (B.20)
where ueq(t) is the equivalent control input that describes the dynamics of the slid-
ing mode as the average value of the discontinuous input u(t) [153]. Hence, if the
switching function s(x, t) is expressed in terms of the state variables as
s(x, t) = D(x, t) + E(x, t)u(t) (B.21)
then, the equivalent control control can be found when the state trajectory stays on















and solving equation (B.22) for u(t) yields the equivalent control input ueq(x, t) [85]
as














B.4 Practical Derivation of the Switching Function and Stability Analysis
If the variable structure system, as described in previous chapters, is defined by






























e1(t) = e2(t) (B.25)
e2(t) = − k1e1(t) (B.26)
and the switching function s(e1, e2, t), from equation (B.16), is defined as
s(e1, e2, t) = k1e1(t) + k2e2(t) (B.27)
where k1 and k2 must be chosen such that the polynomial P(s) = k2s + k1, from




vDD when s(e1, e2, t) > 0
vSS when s(e1, e2, t) < 0
(B.28)
Hence, the switching function in equation (B.27) can be rewritten as a function
of the state-space variables as




and the derivative of the switching function, from equation (B.22), is






















The analysis of stability based on the Lyapunov function approach assumes the
control signal u(t) can be decomposed into two parts
u(t) = ueq(t) + unl(t) (B.31)
where ueq(t) is the equivalent control input, and unl(t) is the nonlinear switching
function, i.e., the high-frequency component. Therefore, the equivalent control input,


















hence, substituting equations (B.28) and (B.32) into equation (B.30) yields
s˙(e1, e2, t) = − α
CL
unl(t) (B.33)
Therefore, the Lyapunov function candidate, from equation (B.17), becomes
v(e1, e2, t) =
1
2
s2(e1, e2, t) (B.34)
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and the global reaching condition is
d
dt







when s(e1, e2, t) 6= 0. Simplifying and rearranging we get
s(e1, e2, t)unl(t) > 0 (B.36)
Hence, based on equations (B.28) and (B.31), when s(e1, e2, t)> 0, then u(t) = vDD
and thus vDD = ueq + unl, therefore, if vDD - ueq > 0, it implies that unl > 0 and
[s(e1, e2, t)][unl(t)] > 0 (B.37)
for s(e1, e2, t) > 0. On the other hand, when s(e1, e2, t) < 0, then u(t) = vSS, so
vSS = ueq + unl, this implies that if vSS - ueq < 0, therefore unl < 0 and
[−s(e1, e2, t)][−unl(t)] > 0 (B.38)
for s(e1, e2, t) < 0. Then, if vSS < ueq < vDD holds, the control law ensures the
reaching condition. Since we know that ueq is the low-frequency average signal that
tracks the reference input vref , then the last inequality is true.
On the other hand, the sliding mode condition can be proven if the sliding equi-
librium point of the equivalent control system is found, and its eigenvalues have
negative real part. Therefore, the equivalent input control input in equation (B.32)
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Then, as shown in equations (B.19) and (B.20), if the resulting equivalent control
system, along with the switching function are solved, when they are equal to zero,








The sliding equilibrium point corresponds to the desired voltage vREF (t) at the
output second-order low-pass filter. Assuming that vC(t) = vOUT (t), the sliding mode
controller will track the trajectory of the input signal vREF (t). Similarly, the value
of the inductor current iL(t) will be defined by the output voltage divided by the
resistive load.
The value of the eigenvalues in the equivalent control model can be calculated to
show that the system converges to the sliding equilibrium point. Therefore, solving
for vC(t) in equation (B.29), when s(e1, e2, t) = 0, and substituting into the equivalent










Thus, the system is asymptotically stable since its sliding equilibrium point is a node
whose eigenvalues are real and negative, for α > 0.
Furthermore, the final value theorem (FVT) [151] can be used in order to calculate
the steady-state of the model to verify that system under sliding mode is in fact a
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The transfer function of the equivalent control model, resulting from the combi-





(αs + 1)(RCs + 1)
(B.43)
which agrees with the results given in equation (B.41) for the eigenvalues of the
equivalent control model.
Applying the final value theorem to equation (B.43) with a step input of value
vSTEP to the system we have
lim
t → ∞













Hence, the equivalent control model tracks the input input step signal vSTEP .
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APPENDIX C
STABILITY ANALYSIS OF THE CLASS-D AUDIO AMPLIFIER∗
This appendix derives the equivalent control model and the stability analysis
of the proposed class-D audio amplifier operating under integral sliding-mode con-
trol. First, the state-space model corresponding to the 2nd-order LPF of the class-D


























where vC(t) is the voltage across the capacitor C, iL(t) is the current through the
inductor L, R represents the speaker resistance, and u(t) is the binary-modulated
signal generated by the ISMC. This control signal causes the output stage of the
audio amplifier to switch between the supply voltage and ground according to the




VDD when s(ve, vi) > 0
0 when s(ve, vi) < 0.
(C.2)
The equivalent control approach [63] decomposes the discontinuous control function
u(t) as the sum of a high-frequency term, uo(t), and a low-frequency component,
∗Reprinted with permission from “A Low-Power High-PSRR Clock-Free Current-Controlled Class-D
Audio Amplifier,” by J. Torres et al., IEEE J. Solid State Circuits, vol. 46, issue 7, pp. 1553-1561,







Figure C.1: Class-D amplifier output filter.
ueq(t), where the latter is the average value of the discontinuous function, i.e. the
equivalent control input. Consequently, we have
u(t) = ueq(t) + uo(t). (C.3)
Next, we calculate the input ueq(t) such that the states trajectories stay on the
switching surface, i.e s(ve, vi) = 0. A necessary condition is that s˙(ve, vi) = 0. Then,
differentiating (8.1) with respect to time, using (8.4) and solving for u(t) we obtain










Substituting (C.4) into the state-space model in (C.1) we can obtain the general



























By definition [153], the sliding equilibrium point of the equivalent state-space model







 = 0 (C.6)
when s(ve, vi) = 0.
Hence, the sliding equilibrium of the proposed class D audio amplifier is given by





The sliding equilibrium point tracks the value of the input voltage, i.e. vout(t)
follows vin(t). Similarly, the value of the output currents is defined by the ratio of
the output voltage and the speaker resistance. Furthermore, the eigenvalues of the
equivalent state-space model in (C.5) correspond to a stable focus since their values
are complex with real negative part.
Finally, the final value theorem (FVT) [151] can calculate the steady-state re-
sponse of the equivalent control state-space model to verify that a class D audio
amplifier operating in sliding mode is in fact a tracking system. In general, the final











s2 + s/CR + kI/(CRsks)
, (C.10)
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where kI is defined as before and equal to 1/RACA. Applying the final value theorem







Hence, the equivalent control model tracks the input step signal vin(t).
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